







>>TL_PB1
>>TL_BS1
>>TL_BUSY
>>TL_RES
>>TL_D/C
>>TL_CS
>>TL_CK
>>TL_DO
>>TL_SWS



Title		
Telink-Semi		
Size	Document Number	Rev
A4	C1T153A60	V1.0
Date:	Wednesday, November 21, 2018	Sheet 1 of 3

DISPLAY




The schematic diagram illustrates the electrical connections for a 24FLZ-SM2-GD-TB display module. The circuit is powered by a 3V3_EP input, which is filtered by a 10uH inductor (L3) and a 1uF/50V capacitor (C16). The power is then distributed to the display module through a 26-pin connector (J2). The display module's pins are labeled as follows:

- 1 NC
- 2 GDR
- 3 RESE
- 4 VGL
- 5 VGH
- 6 TSCL
- 7 TSDA
- 8 BS1
- 9 BUSY
- 10 RES
- 11 D/C
- 12 CS
- 13 CK
- 14 DO
- 15 D1
- 16 VDDIO
- 17 VCI
- 18 VSS
- 19 VDD
- 20 VPP
- 21 VSH
- 22 PREVGH
- 23 VSL
- 24 PREVGL
- 25 VCOM
- 26 GND2

The module also features a GND1 pin. The circuit includes several other components, including a MOSFET driver (Q1, SI1308EDL), resistors (R1, R2, R4), capacitors (C8, C9, C13, C17, C18, C19, C20, C21), and diodes (D1, D2, D3, MBR0530). The display module is connected to the 3V3_EP input through a 10R resistor (R4) and a 1uF/25V capacitor (C13). The display module's VCOM pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C21). The display module's VSH pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C20). The display module's VSL pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C17). The display module's PREVGL pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C18). The display module's PREVGH pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C16). The display module's VGH pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VGL pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C8). The display module's RESE pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C9). The display module's GDR pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's BS1 pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's BUSY pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's RES pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's D/C pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's CS pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's CK pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's DO pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's D1 pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VDDIO pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VCI pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VSS pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VDD pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VPP pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VSH pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's PREVGH pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VSL pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's PREVGL pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's VCOM pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13). The display module's GND2 pin is connected to the 3V3_EP input through a 1uF/50V capacitor (C13).

Title			
Telink-Semi			
Size	Document Number		Rev
A4	C1T153A60		V1.0
Date:	Saturday, October 20, 2018	Sheet	2 of 3

>>TL_PB1



Title			
Telink-Semi			
Size	Document Number		Rev
A4	C1T153A60		V1.0
Date:	Saturday, October 20, 2018		Sheet 3 of 3