

Datasheet for Telink

Multi-Standard Wireless SoC

TLSR9518

DS-TLSR9518-E16

Ver 1.2.0

2023/05/19

Keyword

Bluetooth BR, EDR; Bluetooth LE; Indoor positioning; Bluetooth LE Mesh; Zigbee; HomeKit; 6LoWPAN; Thread; 2.4 GHz

Brief

This datasheet is dedicated for Telink multi-standard wireless audio SoC TLSR9518 with AI Engine.

In this datasheet, function block diagram, key features, and typical applications of TLR9518 are introduced.



Published by

Telink Semiconductor

Bldg 3, 1500 Zuchongzhi Rd, Zhangjiang Hi-Tech Park, Shanghai, China

© Telink Semiconductor All Rights Reserved

Legal Disclaimer

This document is provided as-is. Telink Semiconductor reserves the right to make improvements without further notice to this document or any products herein. This document may contain technical inaccuracies or typographical errors. Telink Semiconductor disclaims any and all liability for any errors, inaccuracies or incompleteness contained herein.

Copyright © 2023 Telink Semiconductor (Shanghai) Co., Ltd.

Information

For further information on the technology, product and business term, please contact Telink Semiconductor Company (www.telink-semi.com).

For sales or technical support, please send email to the address of:

telinksales@telink-semi.com

telinksupport@telink-semi.com

DS-TLSR9518-E16 1 Ver 1.2.0



Revision History

Version	Change Description
0.1.0	Preliminary release
0.1.1	Minor edits and corrections
0.2.0	Added Section 2 Audio Characteristics
0.5.0	 Correct typos Update flash size Update Figure 1-1 Block Diagram of the System Add Section 1.4 Ordering Information, Section 1.5 Package, Section 2.1 Absolute Maximum Rating~Section 2.4 AC Characteristics, Section 2.8 MICBIAS Characteristics, Section 2.9 Digital Microphone Interface Characteristics, Section 4 Memory, MCU and PMU~Section 18 True Random Number Generator (TRNG).
0.8.0	1. Add detailed description for the following sections: Chapter 3 Reference Design, Chapter 4 Memory, MCU and PMU, Chapter 5 Audio, Chapter 6 BT/BLE/ 802.15.4/2.4GHz RF Transceiver, Chapter 7 Clock, Chapter 8 Timer, Chapter 10 Interface, Chapter 11 PWM, Chapter 12 Manchester Decoder (MDEC), Chapter 13 SAR ADC, Chapter 14 Temperature Sensor, Chapter 15 Low Power Comparator, Chapter 16 AES, Chapter 17 Public Key Engine (PKE), Chapter 18 True Random Number Generator (TRNG) 2. Update Table 2-7 RF Performance AC Characteristics (VBAT = 4.2 V, T = 25 °C)
0.8.1	 Update Figure 1-1 Block Diagram of the System Remove part no. TLSR9518D and related information Update Flash related information Other minor edits and corrections
0.8.2	 Update 5 Audio, 7 Clock, 9 Interrupt System, 10.1 GPIO, 16 AES Add 4.7 Charger, 13.4 Battery Voltage Sampling Modify LSPI to PSPI Other minor edits and corrections
0.8.3	 Add TLSR9518B information Update 4.7 Charger
0.8.4	1. Update Figure 3-1 Schematic of TLSR9518B



Version	Change Description
	1. Section 1.2.1 General Features: Update the description of GPIO
0.0.5	2. Section 1.4 Ordering Information: Modify the part number TLSR9518AEY to TLSR9518AER
Version 0.8.5 1.0.0 1.1.1 1.1.2	3. Table 1-6 GPIO Pin Mux: Update the naming of gpio_lookuptable
	4. Other minor edits and corrections
	1. Added Chapter 19 PTA Interface
1.0.0	2. Updated 2.3 DC Characteristics, 2.4 AC Characteristics, 10.1.4 Drive Strength
1.0.0 1.1.1 1.1.2	3. Updated tables in 10.1.1 Basic Configuration for GPIO interface
	4. Other minor edits and corrections
	1. Added Suspend current in Table 2-4 Sleep/Suspend Current (VBAT=3.3 V, T = 25 °C)
1.1.0	2. Added 1.2.5 Flash Features and 2.5 Flash Characteristics
	3. Other minor edits and corrections
	1. Added 2.10 ESD Characteristics, 10.1.2 GPIO Logic Introduction
	2. Updated Table 1-4 Pin Function of TLSR9518A, Table 1-5 Pin Function of TLSR9518B, Table 2-18
1 1 1	Audio DAC to Headphone Output Path, Table 4-3 Retention Analog Registers in Deep Sleep, Table 10-
1.1.1	13 USB Related Registers, Table 16-1 AES Registers
	2. Updated 4.2 MCU, 8.1.5 Watchdog, 17.1 Calculation Model Overview
	3. Other minor edits and corrections
	1. Added Software-assisted Charging Solution for Charger in 4.7 Charger
112	2. Removed ANT mode in 1.2.2 CPU and Memory
1.1.2	3. Updated Figure 1-4 Pin Assignment for TLSR9518A, Table 1-4 Pin Function of TLSR9518A, Table 1-6 GPIO Pin Mux
	1. Updated VBAT range in 1.2.4 Features of Power Management Module and 2.2 Recommended
	Operating Conditions, added flash manufacturer and part number in 1.2.5 Flash Features, updated package size in 1.4 Ordering Information and 1.5 Package;
	2. Added a note for flash default write page in 4.1.2 Flash, added DSP extension in 4.2 MCU, added
	base address of software reset related registers in 4.5 Reset;
	3. Updated IO to I2S in 5.2 Audio-in Path and 5.3 Audio-out Path;
1.1.3	4. Added description in 10.5 Memory SPI, updated Table 10-5 Analog Registers for Pull-up/Pull-down
	Resistor Control in 10.1.8 Pull-up/Pull-down Resistors, updated Table 10-7 I2C Related Registers in
	10.3.4 Register Description, added the instructions of clock frequency for HSPI slave mode in 10.6.3.2
	Slave Mode and PSPI slave mode in 10.7.3.2 Slave Mode;
	5. Removed AVDD3, revised afe_0x07<3> to afe_0x06<1>, updated block diagram and register table in
	Chapter 15 Low Power Comparator;
	6. Other minor edits and corrections.



Version	Change Description
1.2.0	Added 1.2.7 Bluetooth LE Audio Features Added signal description tables from Table 1-8 PWM Signal Description to Table 1-24 Crystal Signal Description
	3. Added a note for GPIO pins and for Table 2-2 Recommended Operating Conditions4. Other minor edits and corrections

DS-TLSR9518-E15 4 Ver 1.1.3



Table of Contents

1	Overview	16
	1.1 Block Diagram	16
	1.2 Key Features	17
	1.2.1 General Features	17
	1.2.2 CPU and Memory	18
	1.2.3 RF Features	18
	1.2.4 Features of Power Management Module	18
	1.2.5 Flash Features	19
	1.2.6 Bluetooth Features	19
	1.2.7 Bluetooth LE Audio Features	20
	1.2.8 Zigbee Features	
	1.2.9 OpenThread Features	20
	1.2.10 HomeKit Features	
	1.2.11 Wireless Audio Features	
	1.2.12 Concurrent Mode Feature	
	1.3 Typical Applications	21
	1.4 Ordering Information	22
	1.5 Package	22
	1.6 Pin Layout	25
2	Key Electrical Specifications	41
	2.1 Absolute Maximum Rating	41
	2.2 Recommended Operating Conditions	41
	2.3 DC Characteristics	41
	2.4 AC Characteristics	43
	2.5 Flash Characteristics	54
	2.5.1 Power down-up Timing	54
	2.6 Analog Input to Digital Output	55
	2.7 Digital Input to Analog Output	56
	2.8 MICBIAS Characteristics	58
	2.9 Digital Microphone Interface Characteristics	58
	2.10 ESD Characteristics	
	2.11 Storage Condition	60
3	Reference Design	



3.1 Schematic	61
3.2 BOM (Bill of Material)	61
4 Memory, MCU and PMU	63
4.1 Memory	63
4.1.1 SRAM	63
4.1.2 Flash	64
4.1.3 Unique ID	64
4.2 MCU	64
4.3 Al Engine	64
4.4 Working Mode	65
4.5 Reset	68
4.6 Power Management	69
4.6.1 Power-on-Reset (POR) and Brown-out Detect	69
4.6.2 Working Mode Switch	73
4.6.3 LDO and DCDC	74
4.6.4 VBAT and VANT Power-Supply Mode	75
4.7 Charger	75
4.8 Wakeup Source	78
5 Audio	82
5.1 Audio CODEC	82
5.2 Audio-in Path	82
5.3 Audio-out Path	83
5.4 Register Description	84
6 BT/BLE/802.15.4/2.4GHz RF Transceiver	88
6.1 Overview	88
6.2 Air Interface Data Rate and RF Channel Frequency	88
6.3 Baseband	89
6.3.1 Packet Format	89
6.3.2 BLE Location Function	90
6.3.3 RSSI and Frequency Offset	91
7 Clock	92
7.1 Clock Sources	92
7.2 System Clock	94
7.3 Module Clock	94
7.3.1 System Timer Clock	94



7.3.2 USB Clock	94
7.3.3 I2S Clock	94
7.3.4 DMIC Clock	94
7.3.5 clkzb32k	94
7.3.6 clk_7816	94
7.3.7 clk_dpr_src	95
7.3.8 clk_zb_mst	95
7.3.9 clk_mspi	95
7.3.10 clk_ai	95
7.4 Register Table	95
8 Timer	98
8.1 Timer0 ~ Timer1	98
8.1.1 Mode 0 (System Clock Mode)	98
8.1.2 Mode 1 (GPIO Trigger Mode)	98
8.1.3 Mode 2 (GPIO Pulse Width Mode)	99
8.1.4 Mode 3 (Tick Mode)	100
8.1.5 Watchdog	100
8.1.6 Register Table	101
8.2 32K LTimer	103
8.3 System Timer	103
9 Interrupt System	104
9.1 Interrupt Structure	104
9.2 External Interrupt Sources	105
9.3 Register Description	107
10 Interface	110
10.1 GPIO	
10.1.1 Basic Configuration	110
10.1.2 GPIO Logic Introduction	
10.1.3 Connection Relationship between GPIO and Related Modules	119
10.1.4 Drive Strength	120
10.1.5 Polarity	120
10.1.6 GPIO IRQ Signal	120
10.1.7 GPIO2RISC IRQ Signal	120
10.1.8 Pull-up/Pull-down Resistors	122
10.2 Swire	126
10.3 I2C	127



10.3.1 Communication Protocol	127
10.3.2 I2C Slave Mode	127
10.3.3 I2C Master Mode	128
10.3.3.1 I2C Master Write Transfer in NDMA Mode	129
10.3.3.2 I2C Master Read Transfer in NDMA Mode	129
10.3.3.3 I2C Master Writer Transfer in DMA Mode	129
10.3.3.4 I2C Master Read Transfer in DMA Mode	129
10.3.4 Register Description	129
10.4 I2S	132
10.5 Memory SPI	132
10.5.1 Memory SPI Diagram	132
10.5.2 Register Description	133
10.6 HSPI	134
10.6.1 Diagram	134
10.6.2 Features	135
10.6.3 Function Description	135
10.6.3.1 Master Mode	135
10.6.3.2 Slave Mode	135
10.6.3.3 Dual, Quad and 3line I/O	136
10.6.3.4 XIP	137
10.6.3.5 LCD Display Driving	137
10.7 PSPI	141
10.7.1 Diagram	141
10.7.2 Features	141
10.7.3 Function Descriptions	141
10.7.3.1 Master Mode	141
10.7.3.2 Slave Mode	142
10.7.3.3 Dual, 3line I/O	143
10.8 SPI Slave (SPI_SLV)	143
10.8.1 Diagram	143
10.8.2 Features	143
10.8.3 Function Description	144
10.9 UART	144
10.10 USB	148
PWM	154
11.1 Enable PWM	
11.2 Set PWM Clock	154

11



11.3 PWM Waveform, Polarity and Output Inversion	154
11.3.1 Waveform of Signal Frame	154
11.3.2 Invert PWM Output	155
11.3.3 Polarity for Signal Frame	155
11.4 PWM Mode	155
11.4.1 Select PWM Modes	155
11.4.2 Continuous Mode	155
11.4.3 Counting Mode	156
11.4.4 IR Mode	156
11.4.5 IR FIFO Mode	157
11.4.6 IR DMA FIFO Mode	158
11.5 PWM Interrupt	159
11.6 Register Description	159
12 Manchester Decoder (MDEC)	165
12.1 Frame Format	165
12.2 Function Description	165
12.2.1 Block Diagram	165
12.2.2 Reset MDEC	166
12.2.3 Select Input Channel	166
12.2.4 Read Result Data	166
12.3 Register Description	166
13 SAR ADC	168
13.1 Power On/Down	168
13.2 ADC Clock	168
13.3 ADC Control in Auto Mode	168
13.3.1 Set Max State and Enable Channel	168
13.3.2 "Set" State	168
13.3.3 "Capture" State	169
13.3.4 Usage Case with Detailed Register Setting	169
13.4 Battery Voltage Sampling	171
13.5 Register Table	171
14 Temperature Sensor	176
15 Low Power Comparator	177
15.1 Power On/Down	177
15.2 Select Input Channel	177
15.3 Select Mode and Input Channel for Reference	177



15.4 Select Scaling Coefficient	178
15.5 Low Power Comparator Output	178
15.6 Register Description	178
16 AES	180
17 Public Key Engine (PKE)	182
17.1 Calculation Model Overview	182
17.2 Function Description	182
17.2.1 Module Description	182
17.2.2 Software Interface (Programming Model)	183
17.3 Register Description	185
18 True Random Number Generator (TRNG)	189
18.1 Model Overview	189
18.2 Interrupt Description	189
18.2.1 CPU Reads RBG_DR without Data	189
18.2.2 Data Valid	190
18.3 Usage Procedure	190
18.3.1 Normal Operation	190
18.3.2 Entropy Source	190
18.4 Register Description	190
19 PTA Interface	193
19.1 BLE Two-Wire Signaling	193
19.2 BLE Three-Wire or Four-Wire Signaling	194
19.3 BT Three-Wire or Four-Wire Signaling	196



List of Figures

Figure 1-1 Block Diagram of the System	16
Figure 1-2 Package of TLSR9518A	22
Figure 1-3 Package of TLSR9518B	24
Figure 1-4 Pin Assignment for TLSR9518A	26
Figure 1-5 Pin Assignment of TLSR9518B	30
Figure 2-1 Power down-up Timing	55
Figure 3-1 Schematic of TLSR9518B	61
Figure 4-1 Memory Map	63
Figure 4-2 Control Logic of Power up/down	70
Figure 4-3 Initial Power-up Sequence	71
Figure 4-4 Initial Power-down Sequence	72
Figure 4-5 LDO and DCDC	75
Figure 4-6 Charger Diagram	76
Figure 4-7 Charging Timing Diagram	77
Figure 4-8 Battery Voltage Detection Circuit	78
Figure 4-9 Wake up Sources	79
Figure 5-1 Audio CODEC	82
Figure 5-2 Audio in Path	83
Figure 5-3 Audio out Path	83
Figure 6-1 Block Diagram of RF Transceiver	88
Figure 7-1 Clock Source	92
Figure 9-1 Block Diagram of PLIC	104
Figure 10-1 GPIO Logic Diagram	118
Figure 10-2 Logic Relationship between GPIO and Related Modules	120
Figure 10-3 I2C Timing	127
Figure 10-4 Byte Consisted of Slave Address and R/W Flag Bit	128
Figure 10-5 Read Format in Slave Mode	128



Figure 10-6 Write Format in Slave Mode	128
Figure 10-7 Memory SPI Diagram	133
Figure 10-8 HSPI Diagram	135
Figure 10-9 Master Transfer Mode Format	135
Figure 10-10 Slave Transfer Mode Format	136
Figure 10-11 3-Line Write Sequence	137
Figure 10-12 3-Line Read Sequence	138
Figure 10-13 4-Line Write Sequence	138
Figure 10-14 4-Line Read Sequence	139
Figure 10-15 2-Line Write Sequence	139
Figure 10-16 RGB565 Pixel Transition	140
Figure 10-17 RGB666 Pixel Transition	140
Figure 10-18 RGB888 Pixel Transition	140
Figure 10-19 PSPI Diagram	141
Figure 10-20 PSPI Master Transfer Format	142
Figure 10-21 Slave Transfer Mode Format	142
Figure 10-22 SPI_SLV Diagram	143
Figure 10-23 SPI_SLV Write Format	144
Figure 10-24 SPI_SLV Read Format	144
Figure 10-25 UART Communication	145
Figure 11-1 Signal Frame	154
Figure 11-2 PWM Output Waveform Chart	155
Figure 11-3 Continuous Mode	156
Figure 11-4 Counting Mode (n=0)	156
Figure 11-5 IR Mode (n=0)	157
Figure 11-6 IR Format Examples	158
Figure 12-1 Frame Format	165
Figure 12-2 MDEC Function Block Diagram	165
Figure 13-1 Diagram of ADC	168



Figure 14-1 Block Diagram of Temperature Sensor	176
Figure 15-1 Block Diagram of Low Power Comparator	177
Figure 16-1 AES Address	180
Figure 17-1 Block Diagram of PKE SP Module	183
Figure 18-1 Module Boundary	189
Figure 19-1 BLE Two-Wire Signaling	193
Figure 19-2 Example of BLE Two-Wire PTA Timing Diagram	193
Figure 19-3 BLE Three-Wire or Four-Wire Signaling	194
Figure 19-4 Example of BLE Four-Wire PTA Timing Diagram	195
Figure 19-5 BT Three-Wire or Four-Wire Signaling	196
Figure 19-6 Example of BT Four-Wire PTA Timing Diagram	197



List of Tables

Table 1-1 Ordering Information of TLSR9518	. 22
Table 1-2 Mechanical Dimension of TLSR9518A	. 23
Table 1-3 Mechanical Dimension of TLSR9518B	. 24
Table 1-4 Pin Function of TLSR9518A	. 26
Table 1-5 Pin Function of TLSR9518B	30
Table 1-6 GPIO Pin Mux	. 34
Table 1-7 Flash IO Pin Mux	. 36
Table 1-8 PWM Signal Description	. 36
Table 1-9 I2C Signal Description	. 37
Table 1-10 I2S Signal Description	. 37
Table 1-11 UART Signal Description	. 37
Table 1-12 HSPI Signal Description	. 37
Table 1-13 PSPI Signal Description	. 38
Table 1-14 7816 Signal Description	. 38
Table 1-15 DMIC Signal Description	. 38
Table 1-16 Swire Signal Description	. 38
Table 1-17 External Power Amplifier, Low Noise Amplifier Signal Description	. 38
Table 1-18 USB Signal Description	. 39
Table 1-19 CODEC Signal Description	. 39
Table 1-20 JTAG Signal Description	. 39
Table 1-21 PTA Signal Description	. 39
Table 1-22 Low Current Comparator Signal Description	. 39
Table 1-23 SAR ADC Signal Description	40
Table 1-24 Crystal Signal Description	40
Table 2-1 Absolute Maximum Rating	. 41
Table 2-2 Recommended Operating Conditions	. 41
Table 2-3 RX/TX Current (VBAT=4.2 V, T = 25 °C)	. 41



Table 2-4 Sleep/Suspend Current (VBAT=3.3 V, T = 25 °C)	42
Table 2-5 Digital Inputs/Outputs DC Characteristics (VDD = 3.3 V, T = 25 °C)	42
Table 2-6 RF Performance Scope	43
Table 2-7 RF Performance AC Characteristics (VBAT = 4.2 V, T = 25 °C)	44
Table 2-8 USB Characteristics	52
Table 2-9 RSSI Characteristics	53
Table 2-10 24MHz Crystal Characteristics	53
Table 2-11 32.768 kHz Crystal Characteristics	53
Table 2-12 24 MHz RC Oscillator Characteristics	53
Table 2-13 32 kHz RC Oscillator Characteristics	53
Table 2-14 ADC Characteristics	54
Table 2-15 Flash Memory Characteristics	54
Table 2-16 Characteristics of Power down-up Timing	55
Table 2-17 Analog Microphone / Line Input to ADC Path	55
Table 2-18 Audio DAC to Headphone Output Path	57
Table 2-19 MICBIAS Characteristics	58
Table 2-20 Digital Microphone Interface Characteristics	58
Table 2-21 HBM/CDM Results	59
Table 2-22 Latch Up I-Test	. 60
Table 2-23 Latch Up Vsupply Over Voltage Test Results	. 60
Table 3-1 BOM Table of TLSR9518B	61
Table 4-1 Vector Operations	65
Table 4-2 Working Mode	65
Table 4-3 Retention Analog Registers in Deep Sleep	67
Table 4-4 Register Configuration for Software Reset	68
Table 4-5 Analog Register to Control Delay Counters	. 70
Table 4-6 Characteristics of Initial Power-up/Power-down Sequence	72
Table 4-7 3.3 V Analog Register for Module Power up/down Control	74
Table 4-8 Analog Register for Wakeup	79



Table 5-1 Audio Registers	84
Table 6-1 Packet Format in Standard 1 Mbps BLE Mode	89
Table 6-2 Packet Format in Standard 2 Mbps BLE Mode	89
Table 6-3 Packet Format in Standard 500 kbps/125 kbps BLE Mode	89
Table 6-4 Packet Format in 802.15.4 Mode	. 90
Table 6-5 Packet Format in Proprietary Mode	. 90
Table 6-6 Packet Format of Basic Rate Packets	. 90
Table 6-7 Packet Format of Enhanced Data Rate Packet	. 90
Table 7-1 Clock Sources of Each Module	93
Table 7-2 Clock Related Registers	95
Table 8-1 Register Configuration for Timer 0 ~ Timer 1	101
Table 8-2 Register Table for System Timer	103
Table 9-1 Interrupt Sources	105
Table 9-2 Register Configuration for PLIC	107
Table 10-1 GPIO Pad Function Mux	110
Table 10-2 GPIO Setting	. 113
Table 10-3 GPIO Function Mux Configuration Registers	. 116
Table 10-4 GPIO IRQ Table	. 121
Table 10-5 Analog Registers for Pull-up/Pull-down Resistor Control	123
Table 10-6 Swire Related Registers	126
Table 10-7 I2C Related Registers	129
Table 10-8 Memory SPI Register Description	133
Table 10-9 Slave Commands	136
Table 10-10 Slave Commands	142
Table 10-11 SPI_SLV Commands	144
Table 10-12 UART Related Registers	145
Table 10-13 USB Related Registers	148
Table 11-1 PWM Registers	159
Table 12-1 MDEC Related Registers	166



Table 13-1 Overall Register Setting	170
Table 13-2 SAR ADC Registers	171
Table 14-1 Analog Register for Temperature Sensor	176
Table 15-1 Analog Register Related to Low Power Comparator	178
Table 16-1 AES Registers	180
Table 17-1 Dual Port Ram Address Map	184
Table 17-2 PKE Related Registers	185
Table 18-1 TRNG Related Registers	191
Table 19-1 Register Configuration for t1/t2	195
Table 19-2 Register Configuration for BT PTA	197



1 Overview

The TLSR9518 supports standards and industrial alliance specifications including Bluetooth 5.3, Basic data rate (BR), Enhanced data rate (EDR), Bluetooth LE, indoor positioning and BLE Mesh, Zigbee 3.0, HomeKit, 6LoWPAN, Thread, Matter (TLSR9518A only) and 2.4 GHz proprietary standard.

The TLSR9518 combines the features and functions needed for high quality wireless audio equipments into a single SoC (System on Chip).

1.1 Block Diagram

The TLSR9518 is designed to offer high integration, ultra-low power application capabilities. The system's block diagram is as shown in Figure 1-1.




Figure 1-1 Block Diagram of the System

The TLSR9518 integrates a powerful 32-bit RISC-V (RISC-Five) MCU, DSP, Al Engine, 2.4 GHz ISM Radio, 256 KB SRAM, external flash (TLSR9518A) or embedded 4 MB flash (TLSR9518B), stereo audio codec, AUX ADC, analog and digital Microphone input, PWM, flexible IO interfaces, and other peripheral blocks required for advanced audio applications.

The TLSR9518 also includes multi-stage power management design with near-threshold level power consumption allowing ultra-low power operation and making it the ideal candidate for wearable and power-constraint applications.

DS-TLSR9518-E16 16 Ver 1.2.0



With the high integration level of TLSR9518, few external components are needed to satisfy customers' ultralow cost requirements.

1.2 Key Features

1.2.1 General Features

General features are as follows:

- 1. Support unique ID (UID)
- 2. Embedded Al Engine for audio and signal processing
 - Parallel 20 instructions per cycle
 - Supports Vector algebra operations
 - · Supports Vector special functions operations
 - 4 MAC per cycle up to 24b multiplier and 64b accumulation
 - AHB/AXI interface
- 3. RTC and other timers
 - Clock source of 24 MHz & 32.768 kHz Crystal and 32 kHz / 24 MHz embedded RC oscillator, among
 which the external 24 MHz crystal is to calibrate internal 32 kHz clock, the internal 32 kHz oscillator is
 for low precision application, the external 32.768 kHz crystal is for high precision application
 - Three general 32-bit timers with four selectable modes in active mode
 - Watchdog timer
 - A low-frequency 32 kHz timer available in low power mode
- 4. A rich set of digital and analog interfaces
 - Up to 40 GPIOs (applicable to TLSR9518AER/BEY)
 - Configurable 4-wire JTAG debug interface
 - Flash interface, up to quad data line
 - Dual DMIC (Digital Microphone), Dual AMIC (Analog Microphone)
 - 24 bit 192 kHz I2S
 - Stereo audio codec
 - SPI, I2C, USB 2.0, Swire, UART with hardware flow control and 7816 protocol support
 - · Up to 6 channels of differential PWM
 - IR transmitter with DMA
 - 10-channel (only GPIO input), Auxiliary ADC
 - · Low power comparator
- 5. Embedded hardware AES block cipher with 128 bit keys and software AES CCM
- 6. Embedded hardware acceleration for Elliptical Curve Cryptography (ECC)
- 7. Embedded Random Number Generator (TRNG)
- 8. Hardware OTA upgrade and multiple boot switch, allowing convenient product feature roll outs and upgrades
- 9. Operating temperature range: -40°C ~ +85°C
- 10. Completely RoHS-compliant package

DS-TLSR9518-E16 17 Ver 1.2.0



- TLSR9518A, 80-pin QFN 9×9x0.75mm (only for SDK)
- TLSR9518B, 94-ball BGA 6x4x0.96mm
- 11. Supports all 2.4 GHz IoT standards into a single SoC, including Bluetooth 5.3, BLE Mesh, Zigbee 3.0, Homekit, 6LoWPAN, Thread and 2.4 GHz proprietary technologies

1.2.2 CPU and Memory

- 1. 32-bit RISC-V micro-controller
 - Better power-balanced performance than ARM M4
 - · Instruction and Data cache controller
 - Maximum running speed up to 96 MHz
 - Integrated DSP extensions instructions
 - Integrated "F" standard extensions for single-precision floating-point
- 2. Memory architecture
 - Program memory: up to 16 MB external flash (TLSR9518A) or embedded 4 MB flash (TLSR9518B)
 - Up to 256 KB SRAM including up to 64 KB retention SRAM
- 3. DSP features
 - SIMD Data Processing Instructions
 - Partial-SIMD Data Processing Instructions
 - 64-bit Profile Instructions
 - Non-SIMD Instructions
 - Overflow Status Manipulation Instructions

1.2.3 RF Features

RF features include:

- 1. Bluetooth / 802.15.4 / 2.4 GHz RF transceiver in worldwide 2.4 GHz ISM band
- 2. Bluetooth Compliant, BR, EDR 2 Mbps and 3 Mbps, BLE 1 Mbps and 2 Mbps, Long Range 125 kbps and 500 kbps, IEEE802.15.4 compliant, 250 kbps
- 3. 2.4 GHz proprietary 1 Mbps / 2 Mbps / 250 kbps / 500 kbps mode with Adaptive Frequency Hopping feature
- 4. Rx Sensitivity: -92 dBm @ BR mode, -92.5 dBm @ EDR 2 Mbps mode, -86 dBm @ EDR 3 Mbps mode, -95.5 dBm @ BLE 1 Mbps, -92.5 dBm @ BLE 2 Mbps mode, -99.5 dBm @ Long Range 125 kbps, -98.5 dBm @ Long Range 500 kbps, -99.5 dBm@ IEEE802.15.4 250 kbps
- 5. Tx output power: -24 to +10 dBm @ BR/BLE mode, +1.5 dBm @ EDR mode
- 6. 50 Ω matched single-pin antenna input
- 7. RSSI monitoring with +/-1 dB resolution
- 8. Auto acknowledgment, retransmission and flow control
- 9. Support full-function BLE AoA/AoD location features
- 10. Support PTA (Packet Traffic Arbitrator) for Wi-Fi co-existence

1.2.4 Features of Power Management Module

Features of power management module include:

DS-TLSR9518-E16 18 Ver 1.2.0



- 1. Power supply
 - VBAT (battery): 2.7 V~4.3 V
 - VBUS (USB): 4.5 V~5.5 V
- 2. Battery voltage detection by ADC
- 3. Brownout detection/shutoff and Power-On-Reset
- 4. Multiple-power-state to optimize power consumption
- 5. Supports USB Battery Charging
- 6. Power consumption:
 - Whole Chip, RX EDR mode: 5 mA @ 4.2 V DCDC
 - Whole Chip, TX EDR mode: 12.5 mA @ 0 dBm, 4.2 V DCDC
 - Whole Chip, BLE RX mode: 5 mA @ 4.2 V DCDC
 - Whole Chip, BLE TX mode, 5.5 mA @ 0 dBm, 4.2V DCDC
 - Deep sleep with external wakeup (without SRAM retention): 0.7 μA
 - Deep sleep with 32K SRAM retention: 1.7 μA
 - Deep sleep with 64K SRAM retention: 2.7 μA
 - Deep sleep with external wakeup (without SRAM retention, with 32K RC): 1.1 μA
 - Deep sleep with 32K SRAM retention (with 32K RC): 2.1 μA
 - Deep sleep with 64K SRAM retention (with 32K RC): 3.1 μA
- 7. Near-threshold level power consumption to adapt dynamic power reduction (DPR) for best energy efficiency

1.2.5 Flash Features

The TLSR9518B embeds flash (Puya P25Q32SU) with features below:

- 1. Total 4MB (32 Mbits)
- 2. Flexible architecture: 4 KB per sector, 64 KB / 32 KB per block
- 3. Up to 256 bytes per programmable page
- 4. Write protect all or portions of memory
- 5. Sector erase (4 KB)
- 6. Block erase (32 KB / 64 KB)
- 7. Cycle endurance: 100,000 program/erases
- 8. Data retention: typical 20-year retention

1.2.6 Bluetooth Features

Bluetooth features include:

- 1. Bluetooth supports BR, EDR, and BLE 5.3
- 2. Long range supports 125 kbps and 500 kbps data rate
- 3. Bluetooth SIG Mesh support
- 4. Bluetooth based location and indoor positioning support with AoA and AoD (a.k.a Bluetooth 5.3)
- 5. Bluetooth ISO channel support (a.k.a Bluetooth 5.3) with broadcast and unicast mode
- 6. Telink extended profile with audio support for voice command based searches



1.2.7 Bluetooth LE Audio Features

Bluetooth LE Audio features include:

- Supports Enhanced Attribute protocol (EATT) which has improvements to the Generic Attribute Profile (GATT)
- 2. Supports Logical Link Control and Adaptation Protocol (L2CAP) Enhanced Credit Based Flow Control Mode
- 3. Supports Unicast audio Connected Isochronous Stream (CIS) and Auracast™ audio Broadcast Isochronous Stream (BIS)
- 4. The new high-quality, low-power audio codec, the Low Complexity Communications Codec (LC3) provides flexibility for better design
- 5. Auracast™ enhances audio performance with low-latency and low power consumption

1.2.8 Zigbee Features

Zigbee features include:

- 1. Zigbee 3.0 platform with Zigbee 3.0 device support, compatible with ZHA and ZLL
- 2. Supports networks of up to 300 of nodes, providing a networking for the smart home or the smart city.
- 3. Green Power supports low power devices

1.2.9 OpenThread Features

OpenThread features include:

- 1. Implements all Thread networking layers (IPv6, 6LoWPAN, IEEE 802.15.4 with MAC security, Mesh Link Establishment, Mesh Routing)
- 2. Supports Full Thread Device (FTD) and Minimal Thread Device(MTD)
- 3. Supports rich applications
 - IPv6 configuration and raw data interface
 - UDP sockets
 - CoAP client and server

1.2.10 HomeKit Features

HomeKit features include:

- 1. Single-chip solution with hardware acceleration for all HomeKit security operations
- 2. Supports Apple HomeKit ADK
- 3. Conformant to latest HomeKit specification
- 4. Tested against Apple HomeKit Accessory Tester and latest Apple iOS HomeKit HOME application
- 5. Supports for all HAP defined services and characteristics
- 6. Supports for custom defined HAP services and characteristics
- 7. HomeKit custom update over-the-air (OTA) profile for secure software upgrade over the air implemented

1.2.11 Wireless Audio Features

Wireless audio features include:

1. High performance Stereo Audio Codec with SNR over 96dB and sampling rate up to 192 kHz

DS-TLSR9518-E16 20 Ver 1.2.0



- 2. 24-bit ADC/DAC for Codec
- 3. Telink-patented technology for true wireless stereo and 1+N hearable devices with synchronized playback and balanced power on all devices
- 4. Supports audio codec for SBC, OPUS, LC3
- 5. Supports voice codec such as G.711, A-Law, u-Law, CVSD, mSBC
- 6. Supports HFP 1.7, HSP 1.2, A2DP 1.3, AVRCP 1.6, SPP 1.2, and PBAP 1.0, ANCS, DIS
- 7. Supports Apple iAP2
- 8. Supports EDR + BLE dual mode operation
- 9. Supports noise suppression and echo cancellation
- 10. Supports Packet Loss Concealment (PLC) for voice processing

1.2.12 Concurrent Mode Feature

In concurrent mode, the chip supports multiple standards working concurrently.

Typical combination is Bluetooth LE + 802.15.4 based standard (e.g. Zigbee, Thread, or 6LoWPAN): BLE and 802.15.4 based stacks can run concurrently with one application state based on time division technology, e.g. BLE stack and Thread stack will run alternately during the divided time slots.

1.3 Typical Applications

The TLSR9518 is an ideal SoC for advanced wireless audio solutions. Its typical applications include, but are not limited to the following:

- Wearable devices
 - Augmented reality glasses
 - Smart watches
 - Smart trackers
 - Wristband
- Audio Solutions
 - Wireless headsets
 - Earbuds

DS-TLSR9518-E16 21 Ver 1.2.0



1.4 Ordering Information

Table 1-1 Ordering Information of TLSR9518

Product Series	Ordering No.	Package Type	SRAM Size	Flash Size	Temperature Range	Packing Method	Minimum Order Quantity
TI 600510	TLSR9518AER ^a	QFN80, 9x9x0.75mm	256KB	External flash	-40°C~+85°C	TR ^b	3000
TLSR9518	TLSR9518BEY	BGA94, 6x4x0.96mm	256KB	4MB	-40°C~+85°C	Tray	4900

a. TLSR9518A is only for engineering reference, not available for ordering.


1.5 Package

Package dimensions of TLSR9518 are shown below.

NOTE:

TLSR9518A is only for engineering reference, not available for ordering.

Figure 1-2 Package of TLSR9518A



SIDE VIEW

DS-TLSR9518-E16 22 Ver 1.2.0

b. Packing method "TR" means tape and reel. The tape and reel material DO NOT support baking under high temperature.



Table 1-2 Mechanical Dimension of TLSR9518A

CVMDOI		MILLIMETER			
SYMBOL	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	0	0.02	0.05		
Ь	0.15	0.20	0.25		
b1		0.14REF			
С	0.18	0.20	0.25		
D	8.90	9.00	9.10		
D2	7.00	7.10	7.20		
е	0.40BSC				
Nd	7.60BSC				
Ne		7.60BSC			
E	8.90	9.00	9.10		
E2	7.00	7.10	7.20		
L	0.35	0.40	0.45		
h	0.30 0.35 0.40				
Carrier Size (mil)	295x295				

Figure 1-3 Package of TLSR9518B




Table 1-3 Mechanical Dimension of TLSR9518B

CVMPOI		MILLIMETER	
SYMBOL	MIN	NOM	MAX
А	0.90	0.96	1.02
A1	0.13	0.18	0.23



SYMBOL		MILLIMETER		
STMBOL	MIN	NOM	MAX	
A2	0.73	0.78	0.83	
А3		0.60 BASIC		
С	0.15	0.18	0.21	
D	5.90	6.00	6.10	
D1		5.20 BASIC		
E	3.90	4.00	4.10	
E1	3.20 BASIC			
е		0.40 BASIC		
b	0.20	0.25	0.30	
L		0.275 REF		
999		0.10		
ссс	0.08			
ddd	0.08			
eee	0.15			
fff		0.05		

1.6 Pin Layout


Pin assignment of TLSR9518A is shown below.

NOTE:

• TLSR9518A is only for engineering reference, not available for ordering.



Figure 1-4 Pin Assignment for TLSR9518A



Functions of 80 pins for TLSR9518A are described in table below:

Table 1-4 Pin Function of TLSR9518A

NO.	Pin Name	Туре	Description
1	PA[5]	GPIO	GPIO PA[5]
2	PA[6]	GPIO	GPIO PA[6]
3	PA[7]	GPIO	GPIO PA[7]
4	PB[0]	GPIO	GPIO PB[0]



NO.	Pin Name	Туре	Description
5	PB[1]	GPIO	GPIO PB[1]
6	PB[2]	GPIO	GPIO PB[2]
7	PB[3]	GPIO	GPIO PB[3]
8	PF[0]	Flash IO	Flash IO PF[0]
9	PF[1]	Flash IO	Flash IO PF[1]
10	PF[2]	Flash IO	Flash IO PF[2]
11	PB[4]	GPIO	GPIO PB[4]
12	PB[5]	GPIO	GPIO PB[5]
13	PB[6]	GPIO	GPIO PB[6]
14	PB[7]	GPIO	GPIO PB[7]
15	VDD25_EF	PWR	Power supply of EFUSE
16	AIPL1	Analog	Left channel single-ended or positive analog input 1
17	AINL1	Analog	Left channel negative analog input 1. Must be left floating in single-ended configuration
18	AINR1	Analog	Right channel negative analog input 1. Must be left floating in single- ended configuration
19	AIPR1	Analog	Right channel single-ended or positive analog input 1
20	MICBIAS1	Analog	Microphone biasing voltage
21	VCAP	Analog	Decoupling cap for internal biasing voltage for internal circuits. This signal is an output of the IC
22	VSSA	GND	Analog negative power supply for internal circuit
23	VREFP_CODEC	Analog	Analog positive supply and reference for internal circuit. This signal is an output of the IC
24	AVD	PWR	Analog positive power supply for embedded linear regulator
25	AOPHPL	Analog	Left channel positive headphone output
26	AONHPL	Analog	Left channel negative headphone output
27	VSSAO	GND	Analog negative power supply for headphone power stage
28	AONHPR	Analog	Right channel negative headphone output
29	AOPHPR	Analog	Right channel positive headphone output



NO.	Pin Name	Туре	Description
30	PC[0]	GPIO	GPIO PC[0]
31	PC[1]	GPIO	GPIO PC[1]
32	PC[2]	GPIO	GPIO PC[2]
33	PC[3]	GPIO	GPIO PC[3]
34	VDDCORE	PWR	1.2V power supply of digital core
35	VDDDEC	PWR	1.2V digital power supply
36	DVSS	GND	Digital LDO ground
37	PC[4]	GPIO	GPIO PC[4]
38	PC[5]	GPIO	GPIO PC[5]
39	PC[6]	GPIO	GPIO PC[6]
40	PC[7]	GPIO	GPIO PC[7]
41	VBUS	PWR	5V VBUS power supply of USB
42	VBAT	PWR	Lion-Battery power supply
43	VDD3_DCDC	PWR	3.3V power supply of DCDC
44	VDD1V4_O	PWR	1.4V output of DCDC
45	DVDD1V4	PWR	1.4V power supply of digital
46	AVDD1V4	PWR	1.4V power supply of analog
47	PF[3]	Flash IO	Flash IO PF[3]
48	PF[4]	Flash IO	Flash IO PF[4]
49	PF[5]	Flash IO	Flash IO PF[5]
50	FVDD1V8	PWR	1.8V power supply of flash memory
51	VDD1V8_O	PWR	1.8V output of DCDC
52	AVDD3	PWR	3.3V power supply of DCDC
53	PD[0]	GPIO	GPIO PD[0]
54	PD[1]	GPIO	GPIO PD[1]
55	PD[2]	GPIO	GPIO PD[2]
56	PD[3]	GPIO	GPIO PD[3]
57	PD[4]	GPIO	GPIO PD[4]



NO.	Pin Name	Туре	Description
58	PD[5]	GPIO	GPIO PD[5]
59	PD[6]	GPIO	GPIO PD[6]
60	PD[7]	GPIO	GPIO PD[7]
61	RESETB	Reset	Power on reset, active low
62	GANT	Analog	Ground of RF
63	ANT	Analog	Pin to connect to the Antenna through the matching network
64	VLINE_PAD	PWR	1.4V power supply of RF Transceiver
65	XC1	Analog	Crystal oscillator pin
66	XC2	Analog	Crystal oscillator pin
67	PE[0]	GPIO	GPIO PE[0]
68	PE[1]	GPIO	GPIO PE[1]
69	PE[2]	GPIO	GPIO PE[2]
70	PE[3]	GPIO	GPIO PE[3]
71	PE[4]	GPIO	GPIO PE[4]
72	PE[5]	GPIO	GPIO PE[5]
73	PE[6]	GPIO	GPIO PE[6]
74	PE[7]	GPIO	GPIO PE[7]
75	PA[0]	GPIO	GPIO PA[0]
76	PA[1]	GPIO	GPIO PA[1]
77	PA[2]	GPIO	GPIO PA[2]
78	PA[3]	GPIO	GPIO PA[3]
79	PA[4]	GPIO	GPIO PA[4]
80	NC	-	-

Pin assignment of TLSR9518B is shown as below.



Figure 1-5 Pin Assignment of TLSR9518B

	1	2	3	4	5	6	7	8	9
Α	PA[4]	PA[2]	PE[4]	PE[1]	PE[0]	XC2	XC1	GANT	ANT
В	PA[3]	NC	PE[7]	PE[3]	PE[2]	PE[5]	PE[6]	NC	VLINE_PAD
С	PA[6]	PA[1]						PD[5]	RESETB
D	PA[5]	PA[0]						PD[3]	PD[7]
E	PA[7]	PB[0]		NC	VSS	NC		PD[2]	PD[6]
F	PB[3]	PB[1]		NC	VSS	NC		PD[0]	PD[4]
G	PB[6]	PB[2]		NC	VSS	NC		VDD1V8_O	PD[1]
н	PB[7]	PB[4]		NC	VSS	NC		FVDD1V8	AVDD3
J	AIPL1	PB[5]		VSSA	VSS	NC		AVDD1V4	DVDD1V4
κ	AINL1	NC		VSSAO	DVSS	NC		VDD3_DCDC	VDD1V4_O
L	AINR1	AVD						PC[6]	VBAT
М	AIPR1	PC[0]						PC[5]	VBAT
N	MICBIAS1	NC	PC[1]	PC[2]	PC[3]	PC[7]	VDDDEC	NC	VBUS
Р	VCAP	VREFP_CODEC	AOPHPL	AONHPL	AONHPR	AOPHPR	VDDCORE	PC[4]	VBUS

Functions of the 94 balls of TLSR9518B is shown below.

Table 1-5 Pin Function of TLSR9518B

NO.	Pin Name	Туре	Description
A1	PA[4]	GPIO	GPIO PA[4]
A2	PA[2]	GPIO	GPIO PA[2]
A3	PE[4]	GPIO	GPIO PE[4]
A4	PE[1]	GPIO	GPIO PE[1]
A5	PE[O]	GPIO	GPIO PE[0]
A6	XC2	Analog	Crystal oscillator pin
A7	XC1	Analog	Crystal oscillator pin
A8	GANT	Analog	GND of RF



NO.	Pin Name	Туре	Description
A9	ANT	Analog	Pin to connect to the Antenna through the matching network
B1	PA[3]	GPIO	GPIO PA[3]
B2	NC	-	-
В3	PE[7]	GPIO	GPIO PE[7]
B4	PE[3]	GPIO	GPIO PE[3]
B5	PE[2]	GPIO	GPIO PE[2]
В6	PE[5]	GPIO	GPIO PE[5]
В7	PE[6]	GPIO	GPIO PE[6]
B8	NC	-	-
В9	VLINE_PAD	PWR	1.4V power supply of RF Transceiver
C1	PA[6]	GPIO	GPIO PA[6]
C2	PA[1]	GPIO	GPIO PA[1]
C8	PD[5]	GPIO	GPIO PD[5]
C9	RESETB	Reset	Power on reset, active low
D1	PA[5]	GPIO	GPIO PA[5]
D2	PA[0]	GPIO	GPIO PA[0]
D8	PD[3]	GPIO	GPIO PD[3]
D9	PD[7]	GPIO	GPIO PD[7]
E1	PA[7]	GPIO	GPIO PA[7]
E2	PB[0]	GPIO	GPIO PB[0]
E4	NC	-	-
E5	VSS	GND	GND
E6	NC	-	-
E8	PD[2]	GPIO	GPIO PD[2]
E9	PD[6]	GPIO	GPIO PD[6]
F1	PB[3]	GPIO	GPIO PB[3]
F2	PB[1]	GPIO	GPIO PB[1]
F4	NC	-	-



NO.	Pin Name	Туре	Description
F5	VSS	GND	GND
F6	NC	-	-
F8	PD[0]	GPIO	GPIO PD[0]
F9	PD[4]	GPIO	GPIO PD[4]
G1	PB[6]	GPIO	GPIO PB[6]
G2	PB[2]	GPIO	GPIO PB[2]
G4	NC	-	-
G5	VSS	GND	GND
G6	NC	-	-
G8	VDD1V8_O	PWR	1.8V output of DCDC
G9	PD[1]	GPIO	GPIO PD[1]
H1	PB[7]	GPIO	GPIO PB[7]
H2	PB[4]	GPIO	GPIO PB[4]
H4	NC	-	-
H5	VSS	GND	GND
H6	NC	-	-
Н8	FVDD1V8	PWR	1.8V power supply of flash memory
Н9	AVDD3	PWR	3.3V power supply of DCDC
J1	AIPL1	Analog	Left channel single-ended or positive analog input 1
J2	PB[5]	GPIO	GPIO PB[5]
J4	VSSA	GND	Analog negative power supply for internal circuit
J5	VSS	GND	GND
J6	NC	-	-
J8	AVDD1V4	PWR	1.4V power supply of analog
J9	DVDD1V4	PWR	1.4V power supply of digital
K1	AINL1	Analog	Left channel negative analog input 1. Must be left floating in single-ended configuration
K2	NC	-	-



NO.	Pin Name	Туре	Description	
K4	VSSAO	GND	Analog negative power supply for headphone power stage	
K5	DVSS	GND	Digital LDO ground	
K6	NC	-	-	
K8	VDD3_DCDC	PWR	3.3V power supply of DCDC	
K9	VDD1V4_O	PWR	1.4V output of DCDC	
L1	AINR1	Analog	Right channel negative analog input 1. Must be left floating in single- ended configuration	
L2	AVD	PWR	Analog positive power supply for embedded linear regulator	
L8	PC[6]	GPIO	GPIO PC[6]	
L9	VBAT	PWR	Lion-Battery power supply	
M1	AIPR1	Analog	Right channel single-ended or positive analog input 1	
M2	PC[0]	GPIO	GPIO PC[0]	
M8	PC[5]	GPIO	GPIO PC[5]	
M9	VBAT	PWR	Lion-Battery power supply	
N1	MICBIAS1	Analog	Microphone biasing voltage	
N2	NC	-	-	
N3	PC[1]	GPIO	GPIO PC[1]	
N4	PC[2]	GPIO	GPIO PC[2]	
N5	PC[3]	GPIO	GPIO PC[3]	
N6	PC[7]	GPIO	GPIO PC[7]	
N7	VDDDEC	PWR	1.2V digital power supply	
N8	NC	_	-	
N9	VBUS	PWR	5V VBUS power supply of USB	
P1	VCAP	Analog	Decoupling cap for internal biasing voltage for internal circuits. This signal is an output of the IC	
P2	VREFP_CODEC	Analog	Analog positive supply and reference for internal circuit. This signal is an output of the IC	
Р3	AOPHPL	Analog	Left channel positive headphone output	
P4	AONHPL	Analog	Left channel negative headphone output	



NO.	Pin Name	Туре	Description	
P5	AONHPR	Analog	Right channel negative headphone output	
P6	AOPHPR	Analog	Right channel positive headphone output	
P7	VDDCORE	PWR	1.2V power supply of digital core	
P8	PC[4]	GPIO	GPIO PC[4]	
P9	VBUS	PWR	5V VBUS power supply of USB	

GPIO multiple functions are listed in table below:

Table 1-6 GPIO Pin Mux

Pad	Default	Func1	Func2	Func3	Func4	Analog Func
PA[0]	GPIO	-	CLK32K	CLK_7816	I2S_CLK	-
PA[1]	SPI_SLV_CN	-	HSPI_CN	UARTO_CTS	SPI_SLV_CN	-
PA[2]	SPI_SLV_CK	-	HSPI_CK	UARTO_RTS	SPI_SLV_CK	-
PA[3]	SPI_SLV_DI	-	HSPI_MISO	UARTO_TX	SPI_SLV_DI	-
PA[4]	SPI_SLV_DO	-	HSPI_MOSI	UARTO_RTX	SPI_SLV_DO	-
PA[5]	GPIO	-	-	-	DM	-
PA[6]	GPIO	-	-	-	DP	-
PA[7]	SWS	-	-	-	SWS_IO	-
PB[0]	GPIO	-	PWM5	TX_CYC2PA	HSPI_IO3	lp_comp<0>/ sar_in<0>
PB[1]	GPIO	-	PWM3	RX_CYC2LNA	CODEC_IRQ/ HSPI_IO2	lp_comp<1>/ sar_in<1>
PB[2]	GPIO	-	UARTO_TX	I2C_SCK	DMIC_DAT/ HSPI_MISO	lp_comp<2>/ sar_in<2>
PB[3]	GPIO	-	UARTO_RTX	I2C_SDA	DMIC_CLK1/ HSPI_MOSI	lp_comp<3>/ sar_in<3>
PB[4]	GPIO	-	UARTO_RTS	PWMO	DMIC_CLK2/ HSPI_CK	lp_comp<4>/ sar_in<4>
PB[5]	GPIO	-	PWM1	PSPI_CK	CODEC_MCLK /ATSEL[0]	lp_comp<5>/ sar_in<5>
PB[6]	GPIO	-	UARTO_CTS	PSPI_MISO	TX_CYC2PA/ HSPI_CN	lp_comp<6>/ sar_in<6>



Pad	Default	Func1	Func2	Func3	Func4	Analog Func
PB[7]	GPIO	-	BT_INBAND	PSPI_MOSI	CODEC_RSTN/ PWM2	lp_comp<7>/ sar_in<7>
PC[0]	GPIO	-	PWMO	PSPI_CN	SWM	-
PC[1]	GPIO	-	DMIC_DAT	ATSEL[0]	I2C_SCK	-
PC[2]	GPIO	-	DMIC_CLK1	ATSEL[1]	I2C_SDA	-
PC[3]	GPIO	-	DMIC_CLK2	ATSEL[2]	I2S_BCK	-
PC[4]	GPIO	-	UART1_CTS	I2S_LR_OUT	PSPI_CN	-
PC[5]	GPIO	-	UART1_RTS	I2S_DAT_OUT	PSPI_CK	-
PC[6]	GPIO	-	UART1_TX	I2S_LR_IN	PSPI_MISO	-
PC[7]	GPIO	-	UART1_RTX	I2S_DAT_IN	PSPI_MOSI	-
PD[0]	GPIO	-	PWM0_N	PSPI_CN	UARTO_CTS	xtl32k_in/ sar_in<8>
PD[1]	GPIO	-	PWM1_N	PSPI_CK	UARTO_RTS	xtl32k_out/ sar_in<9>
PD[2]	GPIO	-	PWM2_N	PSPI_MISO	UARTO_TX	-
PD[3]	GPIO	-	PWM3_N	PSPI_MOSI	UARTO_RTX	-
PD[4]	GPIO	-	PWM4_N	DMIC_DAT	UART1_CTS	-
PD[5]	GPIO	-	PWM5_N	DMIC_CLK1	UART1_RTS	-
PD[6]	GPIO	-	RX_CYC2LNA	DMIC_CLK2	UART1_TX	-
PD[7]	GPIO	-	TX_CYC2PA	PWM4	UART1_RTX	-
PE[0]	GPIO	-	PWM3	UART1_TX	I2C_SCK	-
PE[1]	GPIO	-	PWM1	UART1_CTS	I2C_SCK	-
PE[2]	GPIO	-	PWM2	UART1_RTX	I2C_SDA	-
PE[3]	GPIO	BT_ACTIVITY	PWM0	UART1_RTS	I2C_SDA	-
PE[4]	GPIO	BT_STATUS	PWM4	RX_CYC2LNA	TDI	-
PE[5]	GPIO	WIFI_DENY	PWM5	TX_CYC2PA	TDO	-
PE[6]	TMS	-	-	PWM2_N	TMS	-
PE[7]	TCK	-	-	PWM3_N	TCK	-



Flash IO multiple functions are listed in table below:

NOTE:

Applicable only for TLSR9518A.

Table 1-7 Flash IO Pin Mux

Pad	Default	Func1	Func2
PF[0]	MOSI	-	MOSI
PF[1]	MSCK	-	MCLK
PF[2]	MSIO3	FAST_STL	MSIO3
PF[3]	MSCN	TX_PWR	MSCN
PF[4]	MISO	-	MISO
PF[5]	MSIO2	-	MSIO2

NOTE:

- The default function of GPIO pins PE[5], PF[1] and PF[3] is outputting voltage, however, these pins cannot maintain high level or low level after deep sleep or deep retention sleep although they have pull-up/down resistor, therefore these pins are not suitable to be used for the applications that require stable voltage such as wakeup source.
- The GPIO pins PF[0...5] for MSPI interface are not suitable to be used as wakeup source.

Descriptions of each signal are listed below:

Table 1-8 PWM Signal Description

Signal	Туре	Description
PWMO	DO	PWM channel O output
PWMO_N	DO	PWM channel O inversion output
PWM1	DO	PWM channel 1 output
PWM1_N	DO	PWM channel 1 inversion output
PWM2	DO	PWM channel 2 output
PWM2_N	DO	PWM channel 2 inversion output
PWM3	DO	PWM channel 3 output
PWM3_N	DO	PWM channel 3 inversion output
PWM4	DO	PWM channel 4 output
PWM4_N	DO	PWM channel 4 inversion output

DS-TLSR9518-E16 36 Ver 1.2.0



Signal	Туре	Description
PWM5	DO	PWM channel 5 output
PWM5_N	DO	PWM channel 5 inversion output

Table 1-9 I2C Signal Description

Signal	Туре	Description
I2C_SCK	DIO	I2C SCL
I2C_SDA	DIO	I2C SDA

Table 1-10 I2S Signal Description

Signal	Туре	Description
I2S_BCK	DIO	I2S bit CLK
I2S_CLK	DO	I2S base CLK
I2S_LR_IN	DIO	I2S left and right channel SEL
I2S_LR_OUT	DIO	I2S left and right channel SEL
I2S_DAT_IN	DI	I2S data IN
I2S_DAT_OUT	DO	I2S data OUT

Table 1-11 UART Signal Description

Signal	Туре	Description
UART_CTS	DI	UART Clear to Send signal
UART_RTS	DO	UART Ready to Send signal
UART_RTX	DIO	UART RTX
UART_TX	DO	UART TX

Table 1-12 HSPI Signal Description

Signal	Туре	Description
HSPI_CK	DIO	HSPI CLK
HSPI_CN	DIO	HSPI CN
HSPI_MISO	DIO	HSPI MISO
HSPI_MOSI	DIO	HSPI MOSI



Signal	Туре	Description
HSPI_IO2	DIO	HSPI IO2
HSPI_IO3	DIO	HSPI IO3

Table 1-13 PSPI Signal Description

Signal	Туре	Description
PSPI_CK	DIO	PSPI CLK
PSPI_CN	DIO	PSPI CN
PSPI_MISO	DIO	PSPI MISO
PSPI_MOSI	DIO	PSPI MOSI

Table 1-14 7816 Signal Description

Signal	Туре	Description
CLK_7816	DO	7816 CLK

Table 1-15 DMIC Signal Description

Signal	Туре	Description
DMIC_CLK	DO	DMIC CLK
DMIC_DAT	DI	DMIC DATA IN

Table 1-16 Swire Signal Description

Signal	Туре	Description
SWM	DIO	Swire Master
SWS	DIO	Swire Slave

Table 1-17 External Power Amplifier, Low Noise Amplifier Signal Description

Signal	Туре	Description
RX_CYC2LNA	DO	External low noise amplifier
TX_CYC2PA	DO	External power amplifier

DS-TLSR9518-E16 38 Ver 1.2.0



Table 1-18 USB Signal Description

	Signal	Туре	Description
DP		DIO	USB DP
DM		DIO	USB DM

Table 1-19 CODEC Signal Description

Signal	Туре	Description
CODEC_IRQ	DI	Codec interrupt request
CODEC_MCLK	DI	Codec clock
CODEC_RSTN	DI	Codec reset negative

Table 1-20 JTAG Signal Description

Signal	Туре	Description
TDI	DI	Test data input
TDO	DO	Test data output
TMS	DIO	Test mode selection
TCK	DI	Test clock input

Table 1-21 PTA Signal Description

Signal	Туре	Description
BLE_ACTIVITY	DIO	BLE activity
BLE_STATUS	DIO	BLE status
WIFI_DENY	DI	WIFI deny

Table 1-22 Low Current Comparator Signal Description

Signal	Туре	Description
Ic_comp<0>	Al	Low current comparator channel 0
lc_comp<1>	Al	Low current comparator channel 1
Ic_comp<2>	Al	Low current comparator channel 2
Ic_comp<3>	Al	Low current comparator channel 3
Ic_comp<4>	Al	Low current comparator channel 4



Signal	Туре	Description
lc_comp<5>	AI	Low current comparator channel 5
lc_comp<6>	AI	Low current comparator channel 6
lc_comp<7>	AI	Low current comparator channel 7

Table 1-23 SAR ADC Signal Description

Signal	Туре	Description
sar_in<0>	Al	SAR ADC input channel 0
sar_in<1>	Al	SAR ADC input channel 1
sar_in<2>	Al	SAR ADC input channel 2
sar_in<3>	Al	SAR ADC input channel 3
sar_in<4>	Al	SAR ADC input channel 4
sar_in<5>	Al	SAR ADC input channel 5
sar_in<6>	Al	SAR ADC input channel 6
sar_in<7>	Al	SAR ADC input channel 7
sar_in<8>	Al	SAR ADC input channel 8
sar_in<9>	Al	SAR ADC input channel 9

Table 1-24 Crystal Signal Description

Signal	Туре	Description
xtl32k_out	AO	32k xtl output pin
xtl32k_in	AI	32k xtl input pin

NOTE:

• DI: Digital input

• DO: Digital output

• DIO: Digital input/output

Al: Analog input

• AO: Analog output

AIO: Analog input/output



2 Key Electrical Specifications

2.1 Absolute Maximum Rating

Table 2-1 Absolute Maximum Rating

Characteristics	Sym.	Min.	Max.	Unit	Test Condition
Supply voltage	VBAT	-0.3	4.3	V	-
Voltage on input pin	V _{in}	-0.3	VDD+0.3	V	-
Output voltage	V _{out}	0	VDD	V	-
Storage temperature range	T _{Str}	-65	150	°C	-
Soldering temperature	T _{Sld}	-	260	°C	-

NOTE: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2.2 Recommended Operating Conditions

Table 2-2 Recommended Operating Conditions

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Power supply voltage	VBAT	2.7	3.7	4.3	V	-
USB supply voltage	VBUS	4.5	5.0	5.5	V	-
Supply rise time (VBAT from 1.6 V to 1.8 V)	T _R	-	-	10	ms	-
Operating temperature range	T _{Opr}	-40	-	85	°C	-

NOTE: The VBAT range starting from 2.7V is to ensure proper audio function.

2.3 DC Characteristics

Table 2-3 RX/TX Current (VBAT=4.2 V, T = 25 °C)

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
RX Current	I _{Rx}	-	5	-	mA	Whole chip, EDR with DCDC

DS-TLSR9518-E16 41 Ver 1.2.0



Item	Sym.	Min.	Тур.	Max.	Unit	Condition
TX Current	I _{Tx}	-	12.5	-	mA	Whole chip, EDR @ 0 dBm with DCDC
RX Current	I _{Rx}	-	5	-	mA	Whole chip, BLE with DCDC
TX Current	I _{Tx}	-	5.5	-	mA	Whole chip, BLE @ 0 dBm with DCDC

Table 2-4 Sleep/Suspend Current (VBAT=3.3 V, T = 25 °C)

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Deep sleep with 32kB SRAM retention	ı	-	1.7	-	PΑ	
Deep sleep with 64kB SRAM retention	- I _{Deep1}	-	2.7	-	hЧ	Without 32K RC ^a
Deep sleep without SRAM retention	I _{Deep2}	-	0.7	-	μА	
Deep sleep with 32kB SRAM retention	ı	-	2.1	-	Αц	
Deep sleep with 64kB SRAM retention	I _{Deep3}	-	3.1	-	ЬV	With 32K RC ^b
Deep sleep without SRAM retention	I _{Deep4}	-	1.1	-	μА	
Suspend current	I _{Susp}	-	43	-	μA	-

- a. Without 32K RC: the wakeup source is external signal from GPIO input, the internal 32K RC is disabled.
- b. With 32K RC: the wakeup source is 32K RC, it is enabled.

Table 2-5 Digital Inputs/Outputs DC Characteristics (VDD = 3.3 V, T = 25 °C)

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Input high voltage	VIH	0.7VDD	-	VDD	V	-
Input low voltage	VIL	VSS	-	0.3VDD	V	-
Output high voltage	VOH	0.9VDD	-	VDD	V	-
Output low voltage	VOL	VSS	-	0.1VDD	V	-

DS-TLSR9518-E16 42 Ver 1.2.0



NOTE:

- The data is test result of engineering sample and may verify for mass production.
- VDD stands for IO voltage, e.g, AVDD3, VDD3, or VDD3_DCDC, the range of the IO voltage is $2.7~V\sim3.6~V$, and typical value is 3.3V

2.4 AC Characteristics

Table 2-6 RF Performance Scope

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
RF frequency range	-	2400	-	2483.5	MHz	Programmable in 1MHz step
Data rate	BLE/2.4G BLE 125k BLE 500 802.15.4 2.4GHz F	Hz Proprie bps, ±250 kbps, ±25 250kbps, roprietary	etary 2Mbp okHz deviat OkHz devi ±500kHz 500kbps,	ation	z deviation	

DS-TLSR9518-E16 43 Ver 1.2.0



Table 2-7 RF Performance AC Characteristics (VBAT = 4.2 V, T = 25 °C)

Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition
	Sensitivity	-	-	-92	-	dBm	-
	Frequency Offset Tolerance	-	-300	-	300	kHz	-
	Maximum received signal at 0.1% BER	-	-	0	-	dBm	-
BR RF_Rx	Co-channel rejection	-	-	9	-	dB	Wanted signal at -60 dBm
performance	In-band blocking	+1/-1 MHz offset	-	-7/-7	-	dB	Wanted signal at -60
	rejection (Equal	+2/-2 MHz offset	-	-47/ -33	-	dB	dBm
	Modulation Interference)	+3/-3 MHz offset	-	-46/ -45	-	dB	Wanted signal at -67 dBm
	Image rejection	-	-	-33	-	dB	Wanted signal at -60 dBm; image frequency = RF_channel - 2 MHz

DS-TLSR9518-E16 44 Ver 1.2.0



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition
	Output power, maximum setting	-	-	10	-	dBm	-
step Output powe	power control	-	-	3	-	dB	-
	Output power control range	-		30		dB	-
	frequency	-	-	±5	-	KHz	-
		-	-	± 10	-	KHz	-
		Δf1avg	-	160	-	kHz	140 kHz ~ 175 kHz
	Frequency Deviation	Δf2max	115	-	-	kHz	≥ 115 kHz
	Beviouon	Δf2avg/Δf1avg	-	0.9	-		≥ 0.8
	Adjacent	M - N = 2	-	-	-20	dBm	-
	channel power	M - N = 3	-	-	-40	dBm	-
		EDR2 2 Mbps	-	-92.5	-	dBm	-
	Sensitivty	EDR3 3 Mbps	-	-86	-	dBm	-
EDR RF_RX performance Offset Tolerance Maximum received signal at 0.1% BER	Offset	-	-300	-	300	kHz	-
	received signal	-	-	0	-	dBm	-



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition
	Co-channel rejection	-	-	9	-	dB	Wanted signal at -60 dBm
	In-band blocking	+1/-1 MHz offset	-	-14/ -13	-	dB	Wanted signal at -60 dBm
	rejection (equal modulation	+2/-2 MHz offset	-	-45/ -33	-	dB	Wanted signal at -60 dBm
EDR2	interference)	+3/-3 MHz offset	-	-45/ -45	-	dB	Wanted signal at -67
	lmage rejection	-	-	-33	-	dB	Wanted signal at -67 dBm; image frequency = RF_channel - 2 MHz
	Co-channel rejection	-	-	16	-	dB	Wanted signal at -60 dBm
	In-band blocking	+1/-1 MHz offset	-	-7/-7	-	dB	Wanted signal at -60 dBm
EDR3	rejection (equal modulation	+2/-2 MHz offset	-	-34/ -28	-	dB	Wanted signal at -60 dBm
EDR3	interference)	+3/-3 MHz offset	-	-45/ -45	-	dB	Wanted signal at -67
	Image rejection	-	-	-28	-	dB	Wanted signal at -67 dBm; image frequency = RF_channel - 2 MHz



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition
maximum setting Transmitte power con step Output por control ran		-	-	1.5	-	dBm	-
	Transmitter power control step	-	-	3	-	dB	-
	Output power control range	-		30		dB	-
		-	-	±5	-	KHz	-
	Frequency drift	EDR2(2DH5)	-	+5	±5		-
EDR RF_TX	Trequency offic	EDR3(3DH5)	-	-5	-	KHz	-
performance	EDR2 Adjacent	M - N = 2	-	-	-20		-
	channel power	M - N = 3	-	-	-40	dBm	-
	EDR3 Adjacent	M - N = 2	-	-	-20		-
	channel power	M - N = 3	-	-	-40	dBm	-
	EDR2	RMS DEVM	-	8	-		≤20%
	modulation	PEAK DEVM	-	20	-	%	≤30%
	accuracy	99% DEVM	-	-	35	1	≤35%
	EDR3	RMS DEVM	-	8	-		≤13%
	modulation	PEAK DEVM	-	20	-	%	≤25%
	accuracy	99% DEVM	-	-	20	1	≤20%



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition	
	Sensitivity	1 Mbps	-	-95.5	-	dBm	-	
	Frequency Offset Tolerance	-	-300	-	300	kHz	Wanted signal at -67 dBm	
BLE 1 Mbps	Co-channel rejection	-	-	7	-	dB	-	
RF_RX performance (±250kHz	In-band blocking	+1/-1 MHz offset	-	-3/-2	-	dB		
deviation)	rejection (Equal	+2/-2 MHz offset	-	-41/-38	-	dB	Wanted signal at -67	
	Modulation Interference)	>=3 MHz offset	-	-49	-	dB		
	Image rejection	-	-	-38	-	dB	Wanted signal at -67	
	Output power, maximum setting	-	-	10	-	dBm	-	
BLE 1 Mbps	Output power, minimum setting	-	-	-24	-	dBm	-	
RF_TX performance	Programmable output power range			34		dB	-	
	Modulation 20dB bandwidth	-	-	1.4	-	MHz	-	



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition	
	Sensitivity	2 Mbps	-	-92.5	-	dBm	-	
	Frequency Offset Tolerance	-	-300	-	300	kHz	Wanted signal at -67 dBm	
BLE 2 Mbps	Co-channel rejection	-	-	8	-	dB	-	
RF_RX performance (±500kHz	In-band blocking	+2/-2 MHz offset	-	-7/-7	-	dB		
deviation)	rejection (Equal	+4/-4 MHz offset	-	-37/ -38	-	dB	Wanted signal at -67 dBm	
	Modulation Interference)	>=6 MHz offset	-	-44	-	dB		
	Image rejection	-	-	-25	-	dB	Wanted signal at -67	
	Output power, maximum setting	-	-	10	-	dBm	-	
BLE 2 Mbps	Output power, minimum setting	-	-	-24	-	dBm	-	
RF_TX performance	Programmable output power range	- 34				dB	-	
	Modulation 20dB bandwidth	-	-	2.4	-	MHz	-	



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition
	Sensitivity	500 kbps	-	-98.5	-	dBm	-
	Frequency Offset Tolerance	-	-300	_	300	kHz	-
BLE 500 kbps	Co-channel rejection	-	-	6	-	dB	Wanted signal at -72 dBm
RF_RX performance (±250kHz	In-band blocking	+1/-1 MHz offset	-	-3/-3	-	dB	
deviation)	rejection (Equal	+2/-2 MHz offset	-	-42/ -38	-	dB	Wanted signal at -72 dBm
	Modulation Interference)	>=3 MHz offset	-	-42	-	dB	
	Image rejection	-	-	-38	_	dB	Wanted signal at -72 dBm
	Output power, maximum setting	-	-	10	-	dBm	-
BLE 500 kbps	Output power, minimum setting	-	-	-24	-	dBm	-
RF_TX performance	Programmable output power range	- 34					-
	Modulation 20dB bandwidth	-	-	1.4	-	MHz	-



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition	
	Sensitivity	125 kbps	-	-99.5	-	dBm	-	
	Frequency Offset Tolerance	-	-300	-	300	kHz	-	
BLE 125 kbps	Co-channel rejection	-	-	5	-	dB	Wanted signal at -67	
RF_RX performance (±250kHz	In-band blocking	+1/-1 MHz offset	-	-3/-3	-	dB		
deviation)	rejection (Equal	+2/-2 MHz offset	-	-42/ -27	-	dB	Wanted signal at -67 dBm	
	Modulation Interference)	>=3 MHz offset	-	-42/ -36	-	dB		
	Image rejection	-	-	-27	-	dB	Wanted signal at -67	
	Output power, maximum setting	-	-	10	-	dBm	-	
BLE 125 kbps	Output power, minimum setting	-	-	-24	-	dBm	-	
RF_TX performance	Programmable output power range	-		dB	-			
	Modulation 20dB bandwidth	-	-	1.4	-	MHz	-	



Data Rate	Item	Sym.	Min.	Тур.	Max.	Unit	Condition
	Sensitivity	250 kbps	-	-99.5	-	dBm	-
Zigbee/RF4CE/	Frequency Offset Tolerance	-	-300	-	300	kHz	-
250kbps±500 channel) kHz deviation) Adjacent channel	channel rejection (-1/+1	-	-	-42/ -42	-	dB	Wanted signal at -82 dBm
	channel rejection (-2/	-	-	-42/ -42	-	dB	Wanted signal at -82 dBm
	Output power, maximum setting	-	-	10	-	dBm	-
Zigbee/RF4CE/ 6LoWPan/	Output power, minimum setting	-	-	-24	-	dBm	-
Thread RF_TX performance (IEEE802.15.4 250kbps±500	Programmable output power range	-		34		dB	-
kHz deviation)	Modulation 20dB bandwidth	-	-	2.7	-	MHz	-
	Error Vector Magnitude	EVM			2%		Max(10 dBm) power output

Table 2-8 USB Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Output Signal Cross-over Voltage	V _{Crs}	1.3	-	2.0	V	-



Table 2-9 RSSI Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
RSSI Range	-	-100	-	10	dBm	-
Resolution	-	-	±1	-	dB	-

Table 2-10 24MHz Crystal Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Nominal frequency (parallel resonant)	f _{NOM}	-	24	-	MHz	-
Frequency tolerance	f _{TOL}	-20		+20	ppm	-
Load capacitance	CL	5	12	18	ρF	Programmable on chip load cap
Equivalent series resistance	ESR	-	50	100	ohm	-

Table 2-11 32.768 kHz Crystal Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Nominal frequency (parallel resonant)	f _{NOM}	-	32.768	-	kHz	-
Frequency tolerance	f _{TOL}	-100	-	+100	ppm	-
Equivalent series resistance	ESR	-	50	80	ohm	-

Table 2-12 24 MHz RC Oscillator Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Nominal frequency	f _{NOM}	-	24	-	MHz	-
Frequency tolerance	f _{TOL}	-	1	-	%	On chip calibration

Table 2-13 32 kHz RC Oscillator Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Nominal frequency	f _{NOM}	_	32	-	kHz	-
Frequency tolerance	f _{TOL}	_	0.03	-	%	On chip calibration
Calibration time	-	-	3	-	ms	-

DS-TLSR9518-E16 53 Ver 1.2.0



Table	2-14	V DC	Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Differential nonlinearity	DNL	-	-	1	LSB	10bit resolution mode
Integral nonlinearity	INL	-	-	2	LSB	10bit resolution mode
Signal-to-noise and distortion ratio	SINAD	-	70	-	dB	fin=1 kHz, fs=16 kHz
Effective Number of Bits	ENOB	-	10.5	-	bits	-
Sampling frequency	Fs	-	-	200	ksps	-

2.5 Flash Characteristics

NOTE:

Applicable only for TLSR9518B.

 $T = -40 \sim +85^{\circ}C$ unless otherwise stated.

Table 2-15 Flash Memory Characteristics

Item	Sym.	Min.	Тур.	Max.	Unit	Condition
Retention period	-	20	-	-	year	-
Number of erase cycles	-	100K	-	-	cycle	-
VDD for programming	-	2.30	-	3.60	V	Note this refers to the SoC supply
Sector size	-	-	4	-	KB	-
Page programming time	T _{PP}	-	1.6	2.5	ms	-
Sector erase time	T _{SE}	-	16	30	ms	-
Block erase time (32 KB/ 64KB)	T _{BE}	-	16	30	ms	-
Program current	I _P	-	3	4	mA	-
Erase current	Ι _Ε	-	3	4	mA	-

2.5.1 Power down-up Timing

For Power-down to Power-up operation, the Vdd of flash device must be below VPWD for at least tPWD timing.

Power down-up Timing is shown in figure below.

DS-TLSR9518-E16 54 Ver 1.2.0




Figure 2-1 Power down-up Timing

Table 2-16 Characteristics of Power down-up Timing

Symbol	Parameter	Min.	Max.	Unit
VPWD	Vdd voltage needs to be below VPWD to make sure that initialization can occur	-	1	V
tPWD	The minimum duration to make sure that initialization can occur	300	-	μs
tVSL	Vdd(min.) to device operation	150	-	μs

2.6 Analog Input to Digital Output

Measurement conditions: Input sine wave with a frequency of 1kHz, measurement bandwidth 20Hz-Fs/2 for Fs=8 to 32 kHz, measurement bandwidth 20 Hz -20 kHz for Fs=44.1 kHz to 96 kHz, unless otherwise specified.

Table 2-17 Analog Microphone / Line Input to ADC Path

Parameter	Test conditions		Тур	Max.	Unit
Input level ^a	Full Scale, Gain = 0 dB, boost gain = 20 dB	0.189	0.212	0.239	Vpp
SNR	A-weighted, 1 kHz sine wave @ Full Scale and gain = 0 dB, boost gain = 0 dB		90	-	dB
	A-weighted, 1 kHz sine wave @ Full Scale and gain = 0 dB, boost gain = 20 dB	75	80	-	dB



Parameter	Test conditions	Min.	Тур	Max.	Unit
THD	1 kHz sine wave @ Full Scale - 1 dB and gain = 0 dB, boost gain = 0 dB	-	-80	-70	dB
וחט	1 kHz sine wave @ Full Scale - 1 dB and gain = 0 dB, boost gain = 20 dB	_	-70	-60	dB
TUD AID	A-weighted, 1 kHz sine wave @ Full Scale -60 dB and gain = 0 dB, boost gain = 0 dB	85	90	_	dB
THD+N ^b	A-weighted, 1 kHz sine wave @ Full Scale -60 dB and gain = 0 dB, boost gain = 20 dB	75	80	_	dB
Dynamic Range	A-weighted, 1 kHz sine wave @ Full Scale -60 dB and gain = 0 dB, boost gain = [0-20] dB	_	100	-	dB
PSRR	100 mVpp 1 kHz sine wave is applied to AVD, input data is 0 and gain = 0 dB, boost gain = 20 dB	-	90	-	dB
Boost gain	When activated	0	-	20	dB
Boost gain step	@1 kHz	-	4	-	dB
Boost gain accuracy	@1 kHz	-1		+1	dB
loout registance	Boost gain = 0 dB, differential configuration	132	160	200	kOhm
Input resistance	Boost gain = 20 dB, differential configuration	20	26	30	kOhm
locut resistance	Boost gain = 0 dB, single-ended configuration	92	115	138	kOhm
Input resistance	Boost gain = 20 dB, single-ended configuration		24	29	kOhm
Input capacitance	Includes 10 pF for ESD, bonding and package pins cap	-	-	25	ρF
Input capacitance	Cbyline (input bypass capacitor)	-	1	-	μF

a. The Full Scale input voltage scales with embedded reference: VCAP

2.7 Digital Input to Analog Output

Measurement conditions: input sine wave with a frequency of 1 kHz, measurement bandwidth 20 Hz-20 kHz, unless otherwise specified.

b. The specified value is extrapolated by adding 60 dB to the measured SNR



Table 2-18 Audio DAC to Headphone Output Path

Parameter	Test conditions	Min.	Тур	Max.	Unit
	1 kHz sine wave @ Full Scale -1 dB and gain GOL/R= +6 dB, GODL/R= 0 dB, 10 kOhms load	3.78	4.25	4.78	Vpp
Output level	Full Scale and gain GOL/R= -3 dB, GODL/R= 0 dB, 16 Ohms load	1.35	1.5	1.65	Vpp
	Full Scale and gain GOL/R= +6 dB, GODL/R=0 dB, 16 Ohms load	-	3.5	-	Vpp
Maximum output power	16 Ohms load	-	-	95	mW
SNR	A-weighted, 1 kHz sine wave @ Full Scale and gain GOL/R = +6 dB, GODL/R= 0 dB, 10 kOhms load	90	97	_	dB
SNR	A-weighted, 1 kHz sine wave @ Full Scale and gain GOL/R= +6 dB, GODL/R = 0 dB, 16/32 Ohms load	90	-	97	dB
Dynamic Range	A-weighted, 1 kHz sine wave @ Full Scale and gain GOL/R = [-10 + 6] dB, GODL/R = 0 dB, 16 Ohms load	-	106	-	dB
Idle Noise	A-weighted with no signal and gain GOL/R = -10 dB, GODL/R = 0 dB, 16 Ohms load	-	-104.5	-98	dBV
TUD	1 kHz sine wave @ Full Scale -1 dB and gain GOL/R = +6 dB, GODL/R = 0 dB, 10 kOhms load	-	-85	-75	dB
THD	1 kHz sine wave @ Full Scale -1 dB and gain GOL/R = - 3 dB, GODL/R = 0 dB, 16 Ohms load	-	-70	-65	dB
THD+N ^a	A-weighted, 1 kHz sine wave @ Full Scale -60 dB and gain GOL/R = +6 dB, GODL/R = 0 dB, 10 kOhms load	90	95	-	dB
Wide Band	Noise1 kHz sine wave @ Full Scale and gain GOL/R = +6 dB, GODL/R = 0 dB, 10 kOhms load, measurement on 20 kHz - 100 kHz		75	-	dB
PSRR	100 mVpp 1 kHz is applied to AVD, input data is 0 and gain GOL/R = 0 dB, GODL/R = 0 dB, 10 kOhms load	-	90	-	dB
Analog gain	Gain GOL/R	-19	-	+12	dB
Digital gain	Gain GODL/R	-31	-	+32	dB
Gain step	GOL/R, GODL/R @ 1 kHz	-	1	-	dB
Gain accuracy	GOL/R, GODL/R @ 1 kHz	-0.5	-	+0.5	dB



Parameter	Test conditions	Min.	Тур	Max.	Unit
Dog up Noise	Active < - > Inactive, 10 kOhms load		-60	-	dBV
Pop-up Noise	Active < - > Inactive, 16 Ohms load	-	-60	-	dBV
Output load resistance (RI)	-	16	-	-	Ohm
Output load capacitance (Cp)	-	-	-	200	ρF

a. The specified value is extrapolated by adding 60 dB to the measured SNR.

2.8 MICBIAS Characteristics

Measurement conditions: input sine wave with a frequency of 1 kHz, measurement bandwidth 20 Hz–20 kHz, unless otherwise specified.

Parameter **Test Condition** Min. Unit Max. Тур. $MICBIAS_V = 0$ 2.08 MICBIAS Output Level 1.66 $MICBIAS_V = 1$ MICBIAS Output Current 4 mΑ MICBIAS Output Noise A-Weighted 20 40 uVrms MICBIAS Decoupling Cmic 0.75 1 1.25 nF Capacitor VREFP_CODEC Output 2.5 Voltage VCAP Output Voltage 2 ٧

Table 2-19 MICBIAS Characteristics

2.9 Digital Microphone Interface Characteristics

Measurement conditions: Input sine wave with a frequency of 1kHz, MCLK = 12 MHz or 13 MHz, DMIC_CLK = Fmclk/4, measurement bandwidth 20 Hz - Fs/2 for Fs = 8 to 32 kHz, measurement bandwidth 20 Hz - 20 kHz for Fs = 44.1 kHz to 96 kHz, unless otherwise specified.

Table 2-20 Digital Microphone Interface Characteristics

Parameter	Test Condition		Тур.	Max.	Unit
la a chi la cold	Full Scale max value, Gain GID = 0 dB		85.6	86.7	%
Input Level ^a	Full Scale min value, Gain GID = 0 dB	15.5	14.4	13.3	%

DS-TLSR9518-E16 58 Ver 1.2.0



Parameter	Test Condition Min. Typ. Max		Max.	Unit	
SNR	A-weighted, 1 kHZ sine wave@ Full Scale and gain GIDL, GIDR = 0 dB		100		
THD+N	1 kHZ sine wave@ Full Scale - 1 dB and gain GIDL, GIDR = 0 dB		90		
THD+N ^b	A-weighted, 1 kHZ sine wave@ Full Scale -60 dB and gain GID = 0 dB	100		dB	
Digital Gain	Gain GID when activated	0	-	43	dB
Gain Step	GID @ 1 kHz - 1 -		-	dB	
Gain Accuracy	GID @ 1 kHz -0.25 - +0.25		dB		

a. The Full Scale input corresponds to a modulation density of the PDM input

2.10 ESD Characteristics

Table 2-21 HBM/CDM Results

Model	Pin Combinations	ESD Sensitivity Pass: +/-2KV	V Class	
	IO vs VSS(+)	+2KV		
	IO vs VSS(-)	-2KV		
	IO vs VDD(+)	+2KV		
	IO vs VDD(-)	-2KV		
LIDM	IO vs IO(+)	+2KV	JESD22-A114F Class-2: 2000V - <4000V	
НВМ	IO vs IO(-)	-2KV		
	VDD vs VSS(+)	+2KV		
	VDD vs VSS(-)	-2KV		
	VDD vs VDD(+)	+2KV		
	VDD vs VDD(-)	-2KV		
CDM	ALL Pin(+)	+500V	JEDEC22-C101F	
CDM	ALL Pin(-)	-500V	Class C2 500V - <1000V	

b. The specified value is extrapolated by adding 60 dB to the measured SNR



Table 2-22 Latch Up I-Test

Mode	Spec	Value	Pass/Fail
Positive	+100mA	+100mA	Pass
Negative	-100mA	-100mA	Pass

Table 2-23 Latch Up Vsupply Over Voltage Test Results

Voltage	Mode	Spec	Value	Pass/Fail	
1.2V			1.98V		
1.4V			2.31V		
1.8V	Positive	1.5V max	2.97V	Pass	
3.3V			5.445V		
3.7V			6.105V		

2.11 Storage Condition

The SoC series is applicable to Moisture Sensitivity Level 3 (based on JEDEC Standard).

- 1. Calculated shelf life in sealed moisture barrier bag (MBB): 12 months at <40°C and <90% relative humidity (RH)
- 2. Peak package body temperature: 260°C
- 3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
 - Mounted within: 168 hours of factory conditions <=30°C/60% RH, or
 - Stored at <10% RH
- 4. Devices require bake, before mounting, if:
 - Humidity Indicator Card reads >10% when read at 23 ± 5°C
 - Both of the conditions in 3 are not met
- 5. If baking is required, devices may be baked for 24 hours at 125 ±5°C

Note: If device containers cannot be subjected to high temperature or shorter bake times are desired, please refer to IPC/JEDEC J-STD-033 for bake condition.

DS-TLSR9518-E16 60 Ver 1.2.0




3 Reference Design

NOTE:

TLSR9518A is only for engineering reference, here provides reference design for TLSR9518B.

3.1 Schematic

Figure 3-1 Schematic of TLSR9518B



3.2 BOM (Bill of Material)

Table 3-1 BOM Table of TLSR9518B

Quantity	Reference	Value	Description	PCB Footprint
1	C2	0.1uF	Capacitance,X5R, ±10%	0402
1	C3	2.2uF	Capacitance,X5R, ±10%	0402
1	C6	1.8pF	Capacitance,COG, ±0.25pF	0402
1	C7	1pF	Capacitance,COG, ±0.25pF	0402
17	C10, C11, C12, C13, C14, C15, C17, C18, C19, C20, C21, C42, C43, C45, C46, C47, C63	1uF	Capacitance,X5R, ±10%	0402

DS-TLSR9518-E16 61 Ver 1.2.0



Quantity	Reference	Value	Description	PCB Footprint
2	C44, C48	10uF	Capacitance,X5R, ±10%	0603
2	J1, J2	HEADER 28	Pin headers	hdr254f-1x28x850
1	L1	2.4nH	High frequency chip inductor, SMD, ±0.3nH	0402
2	L3, L7	10uH	High frequency chip inductor, SMD, 20%	0805L
1	U1	TLSR9518B	BT SOC	BGA94C40P14x9
1	Y1	24MHz-12pF- +/-20ppm	XTAL SMD 3225, 24 MHz, CI=12pF, total tol.±20ppm	OSCCC250X320X110



4 Memory, MCU and PMU

4.1 Memory

The SoC embeds 128 KB SRAM (including 64KB with retention in deep sleep) as instruction memory, 128 KB SRAM as data memory, and 4 MB internal (TLSR9518B only) or maximum 16 MB external flash as program memory.

4.1.1 SRAM

Memory map is shown below. As shown in Figure 4-1, the SoC embedded 2 SRAM, 128 KB instruction local memory (ILM) and 128 KB data local memory (DLM). For ILM, the lower 64 KB is with retention in deep sleep. ILM and DLM have different addressing address for MCPU (shown as ILM_CPU and DLM_CPU). Please be noted, ILM can store both instruction and data while DLM can only store data, so the instruction stored in local memory should be less than 128 KB.




Figure 4-1 Memory Map

DS-TLSR9518-E16 63 Ver 1.2.0



4.1.2 Flash

The TLSR9518A embeds a MSPI interface for external Flash.

For TLSR9518B, the internal flash mainly supports page program, sector/block/chip erase operations, and deep power down operation. Please refer to the corresponding SDK for flash memory operation details.

Please note that the area ranging from 0x3FE000 to 0x3FFFFF is reserved for Telink internal use.

MCU uses the separate MSPI_CLK frequency to load instructions, and adopts flash driver to access (read/write) flash with the same speed.

NOTE:

• By default, the page write is 256 bytes at a time and it is not recommended to write less than 255 bytes data. For example, if users want to rewrite 64 to 128 bytes in one page, the first step is to read total 256 bytes of a page, then replace the 64 to 128 bytes data, and rewrite the corrective 256 bytes to program again after page erase.

4.1.3 Unique ID

For chip identification and traceability, the flash is preloaded with 128-bit Unique ID (UID). This UID can be read via the interface in SDK.

4.2 MCU

The SoC embeds a 32-bit RISC-V micro-controller, features are listed as following:

- 1. 5-stage in-order execution pipeline
- 2. Fast Hardware multiplier
- 3. Hardware divider
- 4. Dynamic branch prediction
 - 32-entry branch target buffer (BTB)
- 5. Performance monitors
- 6. Misaligned memory accesses
- 7. RISC-V RV32I base integer instruction set
- 8. RISC-V RVC standard extension for compressed instructions
- 9. RISC-V RVM standard extension for integer multiplication and division
- 10. RISC-V RVA standard extension for atomic instructions
- 11. RISC-V "F" standard extensions for single-precision floating-point
- 12. DSP extension
- 13. I & D caches
- 14. I & D local memories

4.3 Al Engine

The SoC embeds a powerful Al accelerator and Vector accelerator to speed up neural network operations and signal processing.

DS-TLSR9518-E16 64 Ver 1.2.0



The AI engine supports the following functions:

Table 4-1 Vector Operations

Operation	Equation	Max Size	Condition
SQRT	O = SQRT FX(X)	512	n = 32, 64, 128, 256, 512
LOGN	O = LOGN FX(X)	512	n = mult of 2
EXP	O = EXP FX(X)	512	n = mult of 2
L2NORM	$o = \sum_{i=0}^{n-1} X_i^2$	1024	n = mult of 4
XPY/XMY	O = X ± Y	512	n = mult of 2
XSPYS/XSMYS	$O = X^2 \pm Y^2$	512	n = mult of 2
AXPBY	O = 9X + pA	512	n = mult of 2
АХРВ	O = 9X + p	512	n = mult of 2
XTY	O = X • Y	512	n = mult of 2
XS	O = X ²	512	n = mult of 2

4.4 Working Mode

The SoC supports six working modes, including Active, Idle, Suspend, Deep Sleep with SRAM retention, Deep Sleep without SRAM retention, and Shutdown.

- The Power Management (PM) module is always active in all working modes.
- For modules such as MCU, RF transceiver (Radio), and SRAM, the state depends on working mode, as shown below.

Table 4-2 Working Mode

Mode	Active	ldle	Suspend	Deep Sleep With SRAM Retention	Deep Sleep without SRAM Retention	Shut Down
MCU	active	stəll	stall	off	off	off
Al	active	stall/off	stall/off	off	off	off
Radio	available	available	off	off	off	off
USB	available	available/off	stall/off	off	off	off

DS-TLSR9518-E16 65 Ver 1.2.0



Mode	Active	ldle	Suspend	Deep Sleep With SRAM Retention	Deep Sleep without SRAM Retention	Shut Down
Audio	available	available/off	stall/off	off	off	off
Wakeup Time to Active Mode in LDO Mode	-	O µs	100 µs	Shorter than Deep sleep without retention, almost same as Suspend	1 ms	10 ms
Wakeup Time to Active Mode in DCDC Mode	-	-	-	-	-	-
Retention SRAMs (with retention in deep sleep)	full	full	full	full	off	off
Wakeup on RTC (32K Timer wakeup)	-	-	available	available	available	off
Wakeup on pin (IO wakeup)	-	-	available	available	available	off
Wakeup on interrupt	-	available	-	-	-	-
Wakeup on reset pin (RESETB)	-	available	available	available	available	on



NOTE:

- active: MCU is at working state.
- stall: In Idle and Suspend mode, MCU does not work, while its clock is still running.
- available for modules: It's selectable to be at working state, or stall/be powered down if it does not need to work.
- available/on for wakeup: Corresponding wakeup method is supported.
- off for wakeup: Corresponding wakeup method is not supported.
- full/off for SRAMs:
 - of full: Full speed. In Active, Idle and Suspend mode, the two 16kB retention SRAMs are powered on and work normally (can be accessed); in Deep sleep with SRAM retention, the retention SRAMs are powered on, however, the contents of the retention SRAMs can be retained and cannot be accessed.
 - off: The retention SRAMs are powered down in Deep sleep without SRAM retention and Shutdown mode.

Analog registers (0x38 ~ 0x3f) as shown in Table 4-3 are retained in deep sleep mode and can be used to store program state information across deep sleep cycles.

- Analog registers 0x39~0x3f are non-volatile even when chip enters deep sleep or chip is reset by watchdog or software, i.e. the contents of these registers won't be changed by deep sleep or watchdog reset or chip software reset.
- Analog register 0x38 is non-volatile in deep sleep, but will be cleared by watchdog reset or chip software reset.
- After POR (Power-On-Reset), all registers will be cleared to their default values, including these analog registers.

User can set flag in these analog registers correspondingly, so as to check the booting source by reading the flag.

Table 4-3 Retention Analog Registers in Deep Sleep

Address	R/W	Description	Reset Value
afe_0x38	R/W	buffer clean at watchdog	11111111
afe_0x39	R/W	buffer clean at power on	0000000
afe_0x3a	R/W	buffer clean at power on	00000000
afe_0x3b	R/W	buffer clean at power on	00000000
afe_0x3c	R/W	buffer clean at power on	00000000
afe_Ox3d	R/W	buffer clean at power on	00000000
afe_0x3e	R/W	buffer clean at power on	0000000
afe_0x3f	R/W	buffer clean at power on	00001111



4.5 Reset

The chip supports three types of reset methods, including POR (Power-On-Reset), watchdog reset and software reset.

- 1. POR: After power on, the whole chip will be reset, and all registers will be cleared to their default values.
- 2. Watchdog reset: A programmable watchdog is supported to monitor the system. If watchdog reset is triggered, registers except for the retention analog registers 0x39~0x3f will be cleared.
- 3. Software reset: It is also feasible to carry out software reset for the whole chip or some modules.
 - Setting address 0x2f[5] as 1'b1 is to reset the whole chip. Similar to watchdog reset, the retention analog registers 0x39~0x3f are non-volatile, while other register 0x38 will be cleared by chip software reset.
 - Addresses 0x20~0x22 serve to reset individual modules: if some bit is set to logic "1", the corresponding module is reset.

Software Reset related registers are listed in table below. The base address of the following registers is 0x801401c0.

Table 4-4 Register Configuration for Software Reset

Address	R/W	Description	Reset Value
		Reset control, 1 for reset, 0 for clear	
		[0]: HSPI	
		[1]: I2C	
		[2]: UARTO	
0x20	R/W	[3]: USB	0x80
		[4]: PWMO	
		[5]: reserved	
		[6]: UART1	
		[7]: Swire	
		[0]: reserved	
		[1]: System Timer	
		[2]: DMA	
0x21	R/W	[3]: ALGM	0x80
OAZI		[4]: PKE	0x80
		[5]: reserved	
		[6]: PSPI	
		[7]: SPISLV	

DS-TLSR9518-E16 68 Ver 1.2.0



Address	R/W	Description	Reset Value
0x22	R/W	[0]: Timer [1]: Audio [2]: TRNG [3]: RESET MCU disable [4]: MCU RESET disable [5]: LM [6]: AI [7]: reserved	0x38
0x23	R/W	[0]: ZB [1]: ZB_MSTCLK [2]: ZB_LPCLK [3]: ZB_CRYPT [4]: MSPI [5]: CODEC [6]: SARADC [7]: ALG	0x80
Ox2f	R/W	[0]: suspend enable (RW) [4]: ramcrc_clren_tgl [5]: rst all (act as watchdog reset) [6]: rsvd (mcu low power mode) (W) [7]: stall mcu trig If bit[0] set 1, then system will go to suspend. Or only stall MCU (W)	0x00

4.6 Power Management

The multiple-stage Power Management (PM) module is flexible to control power state of the whole chip or individual functional blocks such as MCU, RF Transceiver, and peripherals by the following methods:


- 1. Power-On-Reset (POR) and Brown-out detect
- 2. Working Mode Switch
- 3. LDO and DCDC
- 4. VBAT and VANT Power-Supply Mode

4.6.1 Power-on-Reset (POR) and Brown-out Detect

Figure below shows the control logic of power up/down.



Figure 4-2 Control Logic of Power up/down



As shown in figure above, the whole power up and down is controlled by the UVLO (Ultra-low Voltage Lockout) & PL (Power Logic) module and the external RESETB pin via the logic shown in the above diagram. UVLO takes the external power supply as input and releases the lock only when the power supply voltage is higher than a preset threshold. The RESETB pin has an internal pull-up resistor; an external capacitor can be connected on the RESETB pin to control the POR delay.

After both UVLO and RESETB release, there is a further configurable delay before the system reset signal ("Sysrst") is released. The delay is adjusted by analog register afe_0x40. Since the content of afe_0x40 is reset to default only after power cycle, watchdog reset, or software reset, the delay change using afe_0x40 is only applicable when the chip has not gone through these reset conditions. For example, after deep sleep wakeup, the setting in afe_0x40 will take effect.

Register afe_0x40 is described in table below.

Table 4-5 Analog Register to Control Delay Counters

Address	R/W	Description	Reset Value
afe_0x40	R/W	base on 16KHz frequency increase counter(8ms)	1000000

Power up and power down sequences are shown in figures below.



Figure 4-3 Initial Power-up Sequence








Figure 4-4 Initial Power-down Sequence




Table 4-6 Characteristics of Initial Power-up/Power-down Sequence

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{POR}	VDD voltage when V _{UVLO} turns to high level	-	1.73	-	V
V _{PDN}	VDD voltage when V _{UVLO} turns to low level	-	1.61	-	V
T _{DLY}	Delay counter value	Configurable via analog register afe_0x40		er	



4.6.2 Working Mode Switch

In Active mode, MCU is active, all SRAMs are accessible, and other modules are selectable whether to be at working state.

The chip can switch to Idle mode to stall the MCU. In this mode, all SRAMs are still accessible, modules such as RF transceiver, USB are still selectable whether to be at working state. The chip can be triggered to Active mode by interrupt or RESETB pin, and the time to switch to Active mode is negligible.

To decrease power consumption to different levels, the chip can switch to power saving mode (Suspend, Deep sleep with SRAM retention, Deep sleep without SRAM retention, Shutdown) correspondingly.

- In Suspend mode, MCU stalls, all SRAMs are still accessible, the PM module is active, and modules such as RF transceiver, USB are powered down. The chip can be triggered to Active mode by 32K Timer, IO pin or RESETB pin. It takes 100 µs or so to switch from Suspend mode to Active mode.
- In Deep sleep with SRAM retention, the PM module is active, analog and digital modules except for the retention SRAMs are powered down, while the retention SRAMs can be retained and not accessible. The chip can be triggered to Active mode by 32K Timer, IO pin or RESETB pin. The time to switch to Active mode is shorter than Deep sleep without SRAM retention and close to Suspend.
- In Deep sleep without SRAM retention, only the PM module is active, while analog and digital modules including the retention SRAMs are powered down. The chip can be triggered to Active mode by 32K Timer, IO pin or RESETB pin. The time to switch to Active mode is 1 ms or so.
- In Shutdown mode, all digital and analog modules are powered down, and only the PM module is active. The chip can be triggered to Active mode by RESETB pin only. The time to switch to Active mode is 10 ms or so.

User can directly invoke corresponding library function to switch working mode of the chip.

If certain module doesn't need to work, user can power down this module in order to save power.



Table 4-7 3.3 V Analog Register for Module Power up/down Control

Address	R/W	Description	Reset Value
		[0] pd_rc32k_auto	
		1: auto power down 32KRC	
		[1] pd_xtal32k_auto	
		1:auto power down 32K xtal	
		[2] pd_bbpll/temp_sens auto	
		1: auto power down bbpll/temp_sensor	
		[3] pd_xtal24m_auto	
0x4c	R/W	1:auto power down 24M xtal	0x0
OX4C	R/ VV	[4] pd_pl_all_auto	OXO
		1:auto power power logic	
		[5] pd_dcdc auto	
		1:auto power down dcdc	
		[6] pd_vbus_ldo_auto	
		1:auto power down vbus LDO	
		[7] pd_ana_ldo auto	
		1:auto power down ana LDO	
		[O] pd_lc_comp auto	
		1: auto power down low power	
		comparator	
		[1] pd_ldo_dcore_auto	
		[2] pd_ldo_sram_auto	
		[3] pd_vbus_sw_auto	
	- //	[4] pd_spd_ldo	
Ox4d	R/W	1:auto power suspend Ido	0x0
		[5] pd_ret_ldo	
		1:auto power retention Ido	
		[6] pwdn_en	
		1: power down sequence enable	
		[7] iso_en	
		1: enable isolation	

4.6.3 LDO and DCDC

The diagram of LDO and DCDC module is shown as following.

1V2



3V3 LDO
3V3 LDO
3V3 LDO
1V8/2V8
LDO/DCDC
1V8/2V8 LDO
1V4
LDO/DCDC
1V4

Figure 4-5 LDO and DCDC

As shown in figure above, the SoC embeds two 3.3 V LDO, which can generate 3.3 V voltage output and supply power for Power logic module; one 1.8 V/2.8 V LDO, one 1.8 V/2.8 V DCDC, which can generate 1.8 V/2.8 V voltage output and supply power for Flash and CODEC modules; one 1.4 V LDO/DCDC, which can generate 1.4 V voltage output, one 1.4 V LDO, which can generate 1.4 V voltage as the input of the three 1.2 V LDO; the three 1.2 V LDO can generate 1.2 V voltage output and supply power for RF, Analog, and Digital modules respectively.

4.6.4 VBAT and VANT Power-Supply Mode

The chip provides two power-supply modes including VBAT mode and VANT mode.

- In VBAT mode, the chip is directly supplied with power by its battery voltage. The maximum output
 power is related to power supply voltage, for example, the maximum power is 10 dBm or so at 3.3 V
 power supply.
- In VANT mode, the chip is supplied with 1.2 V voltage by the embedded DCDC and LDO. In this mode, output power won't change with AVDD basically, and the maximum power is 5 dBm or so. Corresponding to the VBAT mode, the VANT mode is more power-saving at the same TX power.

4.7 Charger

VBUS 🔀


The SoC supports linear charger function.

The charger structure is shown as following:

DS-TLSR9518-E16 75 Ver 1.2.0



Figure 4-6 Charger Diagram



As shown in the figure above, VBUS is the standard charger port, VBAT is the battery port. The detector detects voltage of VBUS, voltage of VBAT, the total current of VBUS, and the temperature change of the SoC; the detecting results will be transferred to different voltage signals, sent to comparator to compare with reference voltages generated by Voltage Reference Module, the comparison results will be sent to state controller to control the charger core.

When VBUS is booting, the charger loops to check whether the values of the detected parameters in the detector exceed the threshold, if yes, the state machine will shut down the charger core and stop charging until the detected parameters return to normal. The thresholds are:

- USB port voltage VBUS should be not higher than 5.5 V
- Battery voltage VBAT should be not higher than 4.35 V
- VBAT should not be higher than VBUS
- The total current drawn from VBUS should be not higher than 120 mA
- The SoC temperature should not be higher than 125°C

The charging processing can be divided into 4 stages:

- 1. Pre-charging (trickle changing, TC), when the detector detects VBAT is lower than 2.9 V, the charger core will enter the TC working mode, and the charging current is 1/10 of the constant current charging working mode. Constant current and corresponding TC current can be modified by setting register 0x1a<3:0>, the trimming step is 5 mA, the default value of 0x1a<3:0> is 0x1011, the corresponding constant current is 80 mA.
- 2. Constant current charging (CC): when VBAT is higher than 2.9 V and lower than 4.2 V, the charger core will enter the CC mode, the charging current will keep to the maximum value, and VBAT increases.
- 3. Constant voltage charging (CV): when VBAT reaches 4.2 V the charger core will enter the CV mode, the charging voltage will keep 4.2 V and the charing current will decrease.
- 4. End of charging: when the charging current is lower then 1/10 of the CC current, the charging will end. The above is the normal charging process, when then charging ends, and VBUS is still connected, when VBAT is lower then 4.05 V, charger will start working again to repeat the above process, this is recharging.

The VBAT timing diagram and charging current timing diagram is shown as below.




Figure 4-7 Charging Timing Diagram

When ending constant current charging and start constant voltage charging, the changing current will drop to about 1/10 of the former constant charging current, and that is the end current. Please be noted, the values shown in the diagram are theoretical values, the actual constant charging current ranges from 75.83 mA to 81.05 mA, and the actual ending current ranges from 12 mA to 14 mA.

Here the charger is designed for lithium battery (voltage ranges from 3.6 V to 4.2 V).

The above is the description of auto mode for charging. However, this 4.2V will vary from chip to chip, we should use this mode combining with the following solution. Also note to refer to the hardware design manual.

Software-assisted Charging Solution for Charger

Board-level sampling for 4.2 V charged threshold: In the case of a resistor divider at the board level, use a voltage regulator to load a voltage of 4.2 V at the VBAT end and use ADC to detect the voltage value, the corresponding ADC code value needs to be written in flash.

The detailed solution is as follows.

After VBUS is powered on, charger auto charger starts, at the same time ADC continuously detects the battery voltage. When VBAT > 3.6 V (3.6 corresponding ADC code value, can be converted from 4.2), the software



switches to manual CC mode to keep 80mA to continue charging. When VBAT reaches 4.2 V, it reduces the CC current by one gear to continue charging. When VBAT reaches 4.2 V again, it continues to reduce the current. When the CC current level is traversed, the charging current finally switches to 8 mA to continue charging. Until the battery voltage reaches 4.2 V the third time, it reduces the charging current by one gear (to 7.5mA) and keeps charging for 1 minute and then stops charging.

The recharger part needs to detect the battery voltage once in a while, when the battery voltage is lower than 4.05 V (the ADC code value corresponding to 4.05 can be converted from 4.2), continue the above charging process.

NOTE: When sampling the 4.2 V voltage value at the board level, a 3/4 voltage divider circuit is used externally (as shown in the figure below).




Figure 4-8 Battery Voltage Detection Circuit


4.8 Wakeup Source

Figure below shows wake up sources of the SoC.

DS-TLSR9518-E16 78 Ver 1.2.0



Figure 4-9 Wake up Sources



Each wake up source is detailed below:

USB

This wakeup source can only wake up the system from suspend mode.

Once USB host sends out resuming signal, the system will be woke up.

32 kHz Timer

This wakeup source is able to wake up the system from suspend mode or two deep sleep modes.

Low Power Comparator

This wakeup source is able to wake up the system from suspend mode or two deep sleep modes.

10

This wakeup source is able to wake up the system from suspend mode or two deep sleep modes.

MDEC

This wakeup source is able to wake up the system from suspend mode or two deep sleep modes.

Table 4-8 Analog Register for Wakeup

Address	R/W	Description	Reset Value
0x41	R/W	[7:0] PA_polarity wakeup polarity 0: high level wakeup,1: low level wakeup	0x0



Address	R/W	Description	Reset Value
		[7:0] PB_polarity	
0x42	R/W	wakeup polarity 0: high level	0x0
		wakeup,1: low level wakeup	
		[7:0] PC_polarity	
0x43	R/W	wakeup polarity 0: high level	0x0
		wakeup,1: low level wakeup	
		[7:0] PD_polarity	
0x44	R/W	wakeup polarity 0: high level	0x0
		wakeup,1: low level wakeup	
		[7:0] PE_polarity	
0x45	R/W	wakeup polarity 0: high level	0x0
		wakeup,1: low level wakeup	
0x46	R/W	PA wakeup enable	0x0
0x47	R/W	PB wakeup enable	0x0
0x48	R/W	PC wakeup enable	0x0
0x49	R/W	PD wakeup enable	0x0
Ox4a	R/W	PE wakeup enable	0x0
		[0] dly sel enable, 1: enable delay controller by pad,	
		delay Oxfb. O: disable pad controller dly, delay is	
		controlled by r_dly;	
		[1] RSVD	
O 4h	D ()4/	[2] pad wakeup filter, 1:pad wakeup filter enable 0: disable filter	0.1000000
Ox4b	R/W	[3] pad wakeup enable	0x1000000
		[4] dig wakeup enable	
		[5] timer wakeup enable	
		[6] comparator wakeup enable	
		[7] mdec wakeup enable	



Address	R/W	Description	Reset Value
		write 1 to clean the status:	
		[0] wkup cmp [1] wkup timer	
0x64	R	[2] wkup dig	-
		[3] wkup pad	
		[4] wkup mdec	
		[7:5] rsvd	




5 Audio

Audio module consists of 3 parts: audio CODEC, audio in path, and audio out path.

5.1 Audio CODEC

Audio CODEC is shown as following:

Figure 5-1 Audio CODEC



As shown in the figure above, audio CODEC consists of one stereo Analog to Digital Converter (ADC), one stereo Digital to Analog Converter (DAC), digital filters and data and control interface.

ADC supports mono/stereo line-in/AMIC/DMIC as input. Line-in is the default input, the analog boost gain ranges from 0 to 20 dB, with stage of 4 dB, the digital programmable gain ranges from 0 to 43 dB, with stage of 1 dB.

To choose AMIC and DMIC path, related register should be configured, please refer to register table.


DAC supports stereo differential analog output, with analog programmable gain ranging from -19 to +12 dB, and digital programmable gain from -31 to +32 dB, both gain stages are 1 dB.

5.2 Audio-in Path

Audio in path is illustrated in figure below.

DS-TLSR9518-E16 82 Ver 1.2.0

Figure 5-2 Audio in Path




As can be seen in figure above, there are 3 audio input sources, i.e., signal via CODEC, signal from I2S, and USB signal, which can be chosen by configuring registers. Input signal will be produced and then saved in SRAM.

5.3 Audio-out Path

Audio out path is shown in figure below:

Figure 5-3 Audio out Path



As shown in figure above, the audio output signals has 3 output channels, i.e., output via CODEC, I2S, and USB signal.

DS-TLSR9518-E16 83 Ver 1.2.0



5.4 Register Description

Audio path related registers are listed in the table below. The base address for the following registers is 0x80140500.

Table 5-1 Audio Registers

Offset	R/W	Description	Reset Value
		[0]:clk_en,i2sclkenable:	
		1'b1: enable	
		1'bO: disable.	
		[1]:clk_div2,i2sclkdivide2enable:	
0x00	R/W	1'b1: enable	0x00
	,	1'b0: disable.	
		[2]: mc_clken, codecmcclkenable:	
		1'b1: enable	
		1'b0: disable.	
		[3]:mc_clk_inv_o, codec mc clk invert.	
		[1:0]: format	
		[3:2]: wl	
	- 6	[4]: Irp	_
0x01	R/W	[5]: Irswap	Охса
		[6]: dci_ms	
		[7]: bclkinv	
		[1:0]: bcm_bits	
0x02	R/W	[2]: bclkinv_o	0x00
		[3]: rst_fifo	
		[1:0]: i2s_cmode	
0x03	R/W	[2]: codec_i2s_sel	0x00
		[3]: i2s_out_bit_sel	
		[1:0]: i2s_ainO_come	
0x04	R/W	[3:2]: i2s_ain1_come	0x00
		[6:4]: i2s_ain2_come	
		[1:0]: ainO_sel	
0x05	D (M)	[3:2]: aoutO_sel	Oxff
UXUS	R/W	[5:4]: ain1_sel	UXII
		[7:6]: aout1_sel	
0x08	R/W	[6:0]: i2c_addr	0x00



Offset	R/W	Description	Reset Value
60x0	R/W	[3:0]: aout0_fifo_trig_num	0x17
OxOa	K/ VV	[7:4]: ainO_fifo_trig_num	OX17
0x0b	R/W	[3:0]: aout1_fifo_trig_num	0x17
0.00	1() **	[7:4]: ain1_fifo_trig_num	OXIT
ОхОс	R/W	[3:0]: aout0_fifo_num	0x00
ОхОd	R/W	[3:0]: ainO_fifo_num	0x00
0x0e	R/W	[3:0]: aout1_fifo_num	0x00
OxOf	R/W	[3:0]: ain1_fifo_num	0x00
0.10	5/14/	[0]: tx_ptr_sel	0.00
0x10	R/W	[4]: rx_ptr_sel	0x00
		[0]: tx_wptr_en	
Ox11	R/W	[1]: tx_rptr_en	OxOf
OXII	IX/ VV	[2]: rx_wptr_en	CAGI
		[3]: rx_rptr_en	
Ox1f	R/W	[0]: txfifo_empty	0x03
OXII	1(/ VV	[1]: rxfifo_empty	0,03
0x20	R/W	[7:2]: tx_wptr0	0x00
0x21	R/W	[5:0]: tx_wptr1	0x00
0x22	R/W	[7:2]: tx_rptr0	0x00
0x23	R/W	[5:0]: tx_rptr1	0x00
0x24	R/W	[7:0]: txfifo_num0	0x00
0x25	R/W	[5:0]: txfifo_num1	0x00
0x26	R/W	[7:0]: tx_max0l	0x00
0x27	R/W	[5:0]: tx_max0h	0x00
0x28	R/W	[7:2]: rx_wptr0	0x00
0x29	R/W	[5:0]: rx_wptr1	0x00
0x2a	R/W	[7:2]: rx_rptr0	0x00
0x2b	R/W	[5:0]: rx_rptr1	0x00
0x2c	R/W	[7:0]: rxfifo_num0	0x00



Offset	R/W	Description	Reset Value
0x2d	R/W	[5:0]: rxfifo_num1	0x00
0x2e	R/W	[7:0]: rx_max0l	0x00
0x2f	R/W	[5:0]: rx_max0h	0x00
0x30	R/W	[7:0]: thd0_h_l1_l	0x00
0x31	R/W	[5:0]: thd0_h_l1_h	0x00
0x32	R/W	[7:0]: thd0_l_l1_l	0x00
0x33	R/W	[5:0]: thd0_l_l1_h	0x00
0x34	R/W	[3:0]: i2s_dactune_l1	0x00
0x38	R/W	[7:0]: thd0_h_l2_l	0x00
0x39	R/W	[5:0]: thd0_h_l2_h	0x00
0x3a	R/W	[7:0]: thd0_l_l2_l	0x00
0x3b	R/W	[5:0]: thd0_l_l2_h	0x00
Ох3с	R/W	[3:0]: i2s_dactune_l2	0x00
0x40	R/W	[7:0]: thd1_h_l1_l	0x00
0x41	R/W	[5:0]: thd1_h_l1_h	0x00
0x42	R/W	[7:0]: thd1_l_l1_l	0x00
0x43	R/W	[5:0]: thd1_l_l1_h	0x00
0x44	R/W	[3:0]: i2s_adctune_l1	0x00
0x48	R/W	[7:0]: thd1_h_l2_l	0x00
0x49	R/W	[5:0]: thd1_h_l2_h	0x00
0x4a	R/W	[7:0]: thd1_l_l2_l	0x00
0x4b	R/W	[5:0]: thd1_l_l2_h	0x00
0x4c	R/W	[3:0]: i2s_adctune_l2	0x00
0x50	R/W	[7:0]: int_pcm_num0	0x00
0x51	R/W	[4:0]: int_pcm_num1	0x00
0x52	R/W	[7:0]: dec_pcm_num0	0x00
0x53	R/W	[4:0]: dec_pcm_num1	0x00
0x54	R/W	[3:0]: pcm_clk_num	0x00



Offset	R/W	Description	Reset Value
0x58	R/W	[0]: codec_mbist_mode [1]: codec_mbist_start [2]: codec_mbist_srstn [3]: codec_mbist_clken	0x00
0x59	R/W	[0]: codec_mbist_end_i [1]: codec_mbist_fail_i [2]: codec_mbist_ferr_i	0x00
0x5a	R/W	[2:0]: codec_mbist_clkdiv	0x00



6 BT/BLE/802.15.4/2.4GHz RF Transceiver

6.1 Overview

The SoC integrates an advanced RF transceiver for 5.3 Dual-Mode (BLE + BR/EDR), 802.15.4, and 2.4GHz application.

This RF transceiver works in the worldwide 2.4GHz ISM band and it consists of a fully integrated RF synthesizer, a Power Amplifier (PA), a Low Noise Amplifier (LNA), a TX LPF, a Rx complex filter, a TX DAC, a RX ADC, BLE/BT/802.15.4 modulator/Demodulator and on-chip balun.

The Classic Bluetooth mode works in standard-compliant BR mode/EDR2 mode and EDR3 mode.

The BLE mode works in standard-compliant 1Mbps BLE mode, 2Mbps enhancement BLE mode,125Kbps BLE long range mode(S8), 500kbps BLE long range mode(S2).

The Zigbee mode works in IEEE 802.15.4 standard-compliant 250Kbps mode.

The block digram of the transceiver is shown below.

Complex filter Rx Mixer Rx_LO_I ANT ADC Rx_LO_Q Balun Rx_LO_I /2 Bluetooth Rx_LO_Q ◀ BLE /BLE Modem Modulation Data Tx_LO_I PLL frequency /2 Tx_LO_Q ∢ synthersizer /2 BLE_LC x LO I DAC Tx_LO_Q Tx LPF

Figure 6-1 Block Diagram of RF Transceiver

6.2 Air Interface Data Rate and RF Channel Frequency

Air interface data rate, the modulated signaling rate for RF transceiver when transmitting and receiving data, is configurable via related register setting: 125 kbps, 250 kbps, 500 kbps, 1 Mbps, 2 Mbps, 3 Mbps.

DS-TLSR9518-E16 88 Ver 1.2.0



RF transceiver can operate with frequency ranging from 2.400 GHz to 2.4835 GHz. The RF channel frequency setting determines the center of the channel.

6.3 Baseband

The baseband is disabled by default. The corresponding API is available for user to power on/down the baseband and enable/disable clock, so that the baseband can be turned on/off flexibly.

The baseband contains dedicated hardware logic to perform fast AGC control, access code correlation, CRC checking, data whitening, encryption/decryption and frequency hopping logic.

The baseband supports all features required by Bluetooth 5 and 802.15.4 specification.

6.3.1 Packet Format

Packet format in standard 1 Mbps BLE mode is shown in table below.

Table 6-1 Packet Format in Standard 1 Mbps BLE Mode

LSB MSB

Preamble	Access Address	PDU	CRC
(1 octet)	(4 octets)	(2 ~ 257 octets)	(3 octets)

Packet length 80 bit \sim 2120 bit (80 \sim 2120 μ s @ 1 Mbps).

Packet format in standard 2 Mbps BLE mode is shown in table below.

Table 6-2 Packet Format in Standard 2 Mbps BLE Mode

LSB MSB

Preamble	Access Address	PDU	CRC
(2 octet)	(4 octets)	(2 ~ 257 octets)	(3 octets)

Packet length 44 bit \sim 1064 bit (44 \sim 1064 μ s @ 2 Mbps).

Packet format in standard 500kbps/125kbps BLE mode is shown in table below.

Table 6-3 Packet Format in Standard 500 kbps/125 kbps BLE Mode

LSB MSB

Preamble (10 octet)	Access CI Address (2 bits)	TERM1 (3 bits)	PDU (2 ~ 257 octets)	CRC (3 octets)	TERM2 (3 bits)
------------------------	----------------------------	-------------------	----------------------------	-------------------	----------------

Packet format in 250 kbps 802.15.4 mode is shown in table below.



Table 6-4 Packet Format in 802.15.4 Mode

LSB MSB

Preamble (4~16 octet)	SFD (1 octet)	Frame Length (1 octet)	PSDU (Variable 0~127 octets)	CRC (2 octets)
SI	HR	PHR	PHY Payload	

Packet format in 2.4 GHz proprietary mode is shown in table below:

Table 6-5 Packet Format in Proprietary Mode

LSB MSB

Preamble (8 octet) (d	Access Address (configurable 3~5 bytes)	Packet Controller + Payload (1~33 bytes)	CRC (1~2 bytes)
--------------------------	--	--	--------------------

Packet format of Basic Rate Packet is shown in table below.

Table 6-6 Packet Format of Basic Rate Packets

LSB 68/72	54	0~2790 MSB
Access Code	Header	Payload

Packet format of Enhanced Data Rate Packets is shown in table below.

Table 6-7 Packet Format of Enhanced Data Rate Packet

LSB MSB

Access Code	Header	Guard	SYNC	Enhanced Data Rate Payload	Trailer
GFSK			DPSK		

6.3.2 BLE Location Function

In BLE 1M or 2M mode, BLE location features including AoA (Angel of Arrival) and AoD (Angle of Departure) are supported.

In the location mode of operation, the chip transmits a training sequence concatenated to the normal packet transmissions. In AoA mode of operation, the receiving side has multiple antennas and will be switched during the training sequence period. In AoD mode of operation, the transmitting side has multiple antennas and will be switched during the training sequence period. In either mode, the receiving side will be able to determine based on the phase variations of the received training sequences, the angle of location of the peer device.



6.3.3 RSSI and Frequency Offset

The SoC provides accurate RSSI (Receiver Signal Strength Indicator) and frequency offset indication.

- RSSI can be read from the 1 byte at the tail of each received data packet.
- If no data packet is received (e.g. to perform channel energy measurement when no desired signal is present), real-time RSSI can also be read from specific registers which will be updated automatically.
- RSSI monitoring resolution can reach +/-1 dB.
- Frequency offset can be read from the 2 bytes at the tail of the data packet. Valid bits of actual frequency offset may be less than 16 bits, and different valid bits correspond to different tolerance range.

Telink supplies corresponding drivers for user to read RSSI and frequency offset as needed.

DS-TLSR9518-E16 91 Ver 1.2.0



7 Clock

7.1 Clock Sources

The SoC's clock sources are a 24 MHz RC oscillator, an clk_dpr module, and an external 24 MHz crystal, as shown below.

clk32k clkzb32k 0x801401f0[0] ΜCX divider 0x801401f0[1] clk_7816 divider 0x801401f0[6:4] clk_stimer 2/3 divider clk_dpr_src ×Ω 0 0x801401f3[1] RC_24M 00 0 clk_zb_mst Pad_24M 001 divider 0x801401d2[3:0] sys_clk cclk PLL ana_0x09[3:2] ana_0x80[4:0] hclk divider Σ 1/2 0x801401e8[3:0] divider clk_dpr 100/101/110/111 0x801401d8[2] pclk 01/1 divider 0x801401e8[6:4] 0x801401d8[1:0] 0x801401d8[1:0] clk_mspi ΜÜX divider 0x801401e9[7:4] 0x801401e8[7] clk_i2s divider clk_usb divider 0x801401fb[2:0] clk_ai divider 0x801401d2[7:4] divider clk_dmic Š 0x801401ec.0x801401ed clk32k 0x801401f3[0]

Figure 7-1 Clock Source



The clock sources of each module is shown in table below.

Table 7-1 Clock Sources of Each Module

Module	Clock Source(s)
HSPI	hclk
I2C	pclk
UARTO	pclk
USB	hclk, clk_usb
PWM	pclk, clk32k
UART1	pclk
SWIRE	hclk
STIMER	pclk, clk32k, clk_stimer
DMA	hclk
ALGM	pclk
PKE	hclk
PLMT	clk32k, hclk
PSPI	pclk
SPI_SLV	hclk
TIMER	pclk
AUDIO	hclk, clk_i2s
TRNG	hclk
MCU	cclk
LM	cclk
ZB	pclk, clkzb32k, clk_zb_mst, hclk
Al	clk_ai, hclk
DPR	clk_dpr_src, pclk
GPIO	pclk
MSPI	hclk, pclk, clk_mspi
CODEC	clk_dmic



7.2 System Clock

There are five selectable clock sources for MCU system clock: RC_24M derived from 24 MHz RC oscillator, 24M crystal, sclk_div, pll clk and clk_dpr. The sources are selectable via register CLKSELO.

7.3 Module Clock

Registers CLKENO~CLKEN3 are used to enable or disable clock for various modules. By disable the clocks of unused modules, current consumption could be reduced.

7.3.1 System Timer Clock

System timer clock is derived from 24M crystal oscillator via a 2/3 frequency divider. The clock frequency is fixed as 16 MHz.

7.3.2 USB Clock

USB clock is generated by pll_clk via frequency divider, the frequency is calculated with the following equations:

 $Fclk_usb = Fpllclk/n (n=0x801401fb[2:0], n=2~7)$

 $Fclk_usb = Fpllclk/16 (n=0x801401fb[2:0], n=0)$

7.3.3 I2S Clock

I2S clock is generated by pll_clk via frequency divider. Register I2S_STEP[7] should be set as 1'b1 to enable I2S clock. I2S clock frequency dividing factor contains step and mod. Register I2S_STEP[7] and r_i2s_mod_o serve to set I2S clock step[6:0] and mod[7:0] respectively, and mod should be no less than 2*step.

I2S clock frequency, Fi2s_clock, equals to pllclk*I2S_step[6:0]/I2S_mod[7:0].

7.3.4 DMIC Clock

DMIC clock is derived from pllclk via a frequency divider.

Register DMIC_STEP should be set as 1'b1 to enable DMIC clock. DMIC clock frequency dividing factor contains step and mod. Register DMIC_STEP and DMIC_MOD serve to set DMIC clock step[6:0] and mod[7:0] respectively, and mod should be no less than 2*step.

DMIC clock frequency, Fdmic_clock, equals to pllclk*DMIC_step[6:0]/l2S_mod[7:0].

7.3.5 clkzb32k

When CLK_DIV[0] = 1, Fclkzb32k=Fpad_24m/1500; when CLK_DIV[0] = 0, Fclkzb32k=Fpad_24m/700; when register CLK_DIV[1] = 1, clkzb32k chooses clk32k, when CLK_DIV[1] = 0, clkzb32 chooses the clock generated by pad_24M via a frequency divider.

7.3.6 clk 7816

 $Fclk_7816 = Fpad_24m/n (n=CLK_DIV[6:4], n=2~7)$

 $Fclk_7816 = Fpad_24m/16 (n=CLK_DIV[6:4], n=0)$



7.3.7 clk_dpr_src

The clk_dpr_src is the system clock of dpr module. When register SEL[1] = 1, $clk_dpr_src = pllclk$, when register SEL[1] = 0, $clk_dpr_src = pllclk_div$.

7.3.8 clk zb mst

The clk_zb_mst is generated by hclk via frequency divider.

 $Fclk_zb_mst = Fhclk/(n+1) (n=CLKEN3[3:0], n=0~15).$

7.3.9 clk_mspi

The clk_mspi is the system clock of MSPI module. The default value of CLKSELO[7] is 1, and clk_mspi chooses sys_clk,

Fclk_mspi = Fpllclk/n (n=CLKSEL1[7:4], n=2~15);

 $Fclk_usb = Fpllclk/32 (n=CLKSEL1[7:4], n=0).$

7.3.10 clk ai

The clk_ai is the system clock of Al module.

 $Fclk_ai = Fpllclk/n (n=CLKMOD[7:4], n=2~15)$

Fclk_ai = Fpllclk/32 (n=CLKMOD[7:4], n=0)

7.4 Register Table

Clock related registers are listed in table below. The base address of the following registers is 0x801401c0.

Table 7-2 Clock Related Registers

Address	R/W	Description	Reset Value
0x12	R/W	CLKMOD [3:0]: zb_mst_mod [7:4]: clknpe_mod	Oxa3
0x24	R/W	CLKENO [0]: hspi [1]: i2c [2]: uartO [3]: usb [4]: pwmO [5]: reserved [6]: uart1 [7]: swires	0x80



Address	R/W	Description	Reset Value
		CLKEN1 [0]: reserved [1]: stimer	
0x25	R/W	[2]: reserved[3]: algm[4]: pke[5]: machinetime[6]: pspi	0xa0
		[7]: spislv CLKEN2	
0x26	R/W	[0]: timer [1]: audio [2]: trng [4]: mcu [5]: reserved [6]: ai [7]: dpr	0x30
0x27	R/W	CLKEN3 [0]: zb_pclk [1]: zb_mstclk [2]: zb_lpclk	0x00
0x28	R/W	CLKSELO [3:0]: sclk_div [6:4]: sclk_sel, 000: 24M_rc, 001: 24M xtal, 010: sclk_div, 011: pll clk, 110: clk_dpr [7]: mspi_clk_sel	0x02
0x29	R/W	CLKSEL1 [7:4]: mspi_div	0x20
Ox2a	R/W	12S_STEP	0x01
0x2b	R/W	I2S_MOD, r_i2s_mod_o	0x02



Address	R/W	Description	Reset Value
0x2c	R/W	DMIC_STEP [6:0]:dmic_step [7]: dmic_clk_sel	0x01
0x2d	R/W	DMIC_MOD	0x02
0x2e	R/W	WAKEUPEN [0]: usb_pwdn_i [1]: gpio_wakeup_i [2]: usb resume [3]: standby ex [7:4]: reserved	Ox1f
0x2f	R/W	PWDNEN [0]: suspend enable (RW) [4]: ramcrc_clren_tgl [5]: rst all (act as watchdog reset) [7]: stall mcu trig If bit[0] set 1, then system will go to suspend. Or only stall MCU (W)	0x00
0x30	R/W	CLK_DIV [0:2]: clkzb32k_sel [6:4]: r_7816_mod [7]: r_7817_clk_en	0x62
0x33	R/W	SEL [0]: r_dmic_sel_o, 0: dmic_div 1: 32k [1]: r_dpr_clk_sel_o [7:2]: reserved	0x04



8 Timer

8.1 Timer0 ~ Timer1

The SoC supports two timers: Timer0 ~ Timer1. Timer0 and Timer1 support four modes: Mode 0 (System Clock Mode), Mode 1 (GPIO Trigger Mode), Mode 2 (GPIO Pulse Width Mode) and Mode 3 (Tick Mode), which are selectable via the register TMR_CTRLO (address 0x140140).

The SoC supports one watchdog timer. The MCU of the SoC embeds a machine timer, using 32K system clock, the address of which is 0xE6000000~0xE60FFFFF.

8.1.1 Mode 0 (System Clock Mode)

In Mode O, system clock is employed as clock source.

After Timer is enabled, Timer Tick (i.e. counting value) is increased by 1 on each positive edge of system clock from preset initial Tick value. Generally the initial Tick value is set to 0.

Once current Timer Tick value matches the preset Timer Capture (i.e. timing value), an interrupt is generated, Timer stops counting and Timer status is updated.

Steps of setting TimerO for Mode O is taken as an example.

Step 1. Set initial Tick value of TimerO

Set Initial value of Tick via registers TMR_TICKO_0~TMR_TICKO_3, from lowest byte to highest byte respectively. It's recommended to clear initial Timer Tick value to 0.

Step 2. Set Capture value of TimerO

Set registers TMR_CAPTO_0~TMR_CAPTO_3, from lowest byte to highest byte respectively.

Step 3. Set TimerO to Mode O and enable TimerO

Set register TMR_CTRLO [2:1] to 2b'00 to select Mode 0; Meanwhile set TMR_CTRLO [0] to 1'b1 to enable TimerO. TimerO starts counting upward, and Tick value is increased by 1 on each positive edge of system clock until it reaches TimerO Capture value.

8.1.2 Mode 1 (GPIO Trigger Mode)

In Mode 1, GPIO is employed as clock source. The "m0"/"m1"/"m2" register specifies the GPIO which generates counting signal for Timer0/Timer1/Timer2.

After Timer is enabled, Timer Tick (i.e. counting value) is increased by 1 on each positive/negative (configurable) edge of GPIO from preset initial Tick value. Generally the initial Tick value is set to 0. The "Polarity" register specifies the GPIO edge when Timer Tick counting increases.

Once current Timer Tick value matches the preset Timer Capture (i.e. timing value), an interrupt is generated and timer stops counting.

DS-TLSR9518-E16 98 Ver 1.2.0



Steps of setting Timer1 for Mode 1 is taken as an example.

Step 1. Set initial Tick value of Timer1

Set Initial value of Tick via registers TMR_TICK1_0~TMR_TICK1_3, from lowest byte to highest byte respectively. It's recommended to clear initial Timer Tick value to 0.

Step 2. Set Capture value of Timer1

Set registers TMR_CAPT1_0~TMR_CAPT1_3, from lowest byte to highest byte respectively.

Step 3. Select GPIO source and edge for Timer1

Select certain GPIO to be the clock source via setting "m1" register.

Select positive edge or negative edge of GPIO input to trigger Timer1 Tick increment via setting "Polarity" register.

Step 4. Set Timer1 to Mode 1 and enable Timer1

Set TMR_CTRLO [5:4] to 2b'01 to select Mode 1; Meanwhile set TMR_CTRLO [3] to 1'b1 to enable Timer1. Timer1 starts counting upward, and Timer1 Tick value is increased by 1 on each positive/negative (specified during the 3rd step) edge of GPIO until it reaches Timer1 Capture value.

8.1.3 Mode 2 (GPIO Pulse Width Mode)

In Mode 2, system clock is employed as the unit to measure the width of GPIO pulse. The "m0"/"m1"/"m2" register specifies the GPIO which generates control signal for Timer0/Timer1/Timer2.

After Timer is enabled, Timer Tick is triggered by a positive/negative (configurable) edge of GPIO pulse. Then Timer Tick (i.e. counting value) is increased by 1 on each positive edge of system clock from preset initial Tick value. Generally the initial Tick value is set to 0. The "**Polarity**" register specifies the GPIO edge when Timer Tick starts counting.

While a negative/positive edge of GPIO pulse is detected, an interrupt is generated and timer stops counting.

The GPIO pulse width could be calculated in terms of tick count and period of system clock.

Steps of setting Timer1 for Mode 2 is taken as an example.

Step 1. Set initial Timer1 Tick value

Set Initial value of Tick via registers TMR_TICK1_0~TMR_TICK1_3, from lowest byte to highest byte respectively. It's recommended to clear initial Timer Tick value to 0.

Step 2. Select GPIO source and edge for Timer1

Select certain GPIO to be the clock source via setting "m1" register.

Select positive edge or negative edge of GPIO input to trigger Timer2 counting start via setting "Polarity" register.

Step 3. Set Timer2 to Mode 2 and enable Timer1

Timer1 Tick is triggered by a positive/negative (specified during the 2nd step) edge of GPIO pulse. Timer1 starts counting upward and Timer1 Tick value is increased by 1 on each positive edge of system clock.



While a negative/positive edge of GPIO pulse is detected, an interrupt is generated and Timer1 tick stops.

Step 4. Read current Timer1 Tick value to calculate GPIO pulse width

Read current Timer1 Tick value.

Then GPIO pulse width is calculated as follows:

GPIO Pulse Width = System Clock Period *(Current Timer1 Tick - Initial Timer1 Tick)

For initial Timer1 Tick value is set to the recommended value of 0, then:

GPIO Pulse Width = System Clock Period * Current Timer1 Tick

8.1.4 Mode 3 (Tick Mode)

In Mode 3, system clock is employed.

After Timer is enabled, Timer Tick starts counting upward, and Timer Tick value is increased by 1 on each positive edge of system clock.

This mode could be used as time indicator. There will be no interrupt generated. Timer Tick keeps rolling from 0 to 0xffffffff. When Timer tick overflows, it returns to 0 and starts counting upward again.

Steps of setting TimerO for Mode 3 is taken as an example.

Step 1. Set initial Tick value of TimerO

Set Initial value of Tick via TMR_TICKO_1 ~TMR_TICKO_3, from lowest byte to highest byte respectively.

Step 2. Set TimerO to Mode 3 and enable TimerO

Set TMR_CTRLO [2:1] to 2b'11 to select Mode 3, meanwhile set address TMR_CTRLO [0] to 1'b1 to enable TimerO. TimerO Tick starts to roll.

Step 3. Read current TimerO Tick value

Current Timer0 Tick value can be read fromTMR_TICKO_1 ~TMR_TICKO_3.

8.1.5 Watchdog

Programmable watchdog could reset chip from unexpected hang up or malfunction.

Watchdog Capture has 24bits, which consists of WT_TARGET_1~WT_TARGET_3 as byte 1 ~byte 3. Chip will be reset when TMR_CTRL3[2] is set to 1.

Step 1. Set WT_TARGET_1~WT_TARGET_3

Set registers WT_TARGET_1~WT_TARGET_3, from lowest byte to highest byte respectively.

Step 2. Enable Watchdog

Set TMR_CTRL2[7] to 1'b1 to enable Watchdog.

During normal working condition, TMR_CTRL3[3] need write 1 to clean the watchdog before the watchdog hits WT_TARGET3-1, or it will reboot the whole chip, and the TMR_CTRL3[2] will be assert to 1, this bit will be clean when write 1.

DS-TLSR9518-E16 100 Ver 1.2.0



8.1.6 Register Table

Timer related register are listed in table below. The base address for the following registers is 0x80140140.

Table 8-1 Register Configuration for Timer 0 ~ Timer 1

Offset	R/W	Description	Reset Value
		TMR_CTRL0	
		[1:0] O:tmrOmO,using pclk 1:tmrOm1,	
		count gpio2risc0 posedge 2:tmr0m2	
		count gpio2risc0 high width	
		3:tmr0m3,tick	
		[2] TimerO enable	
0x00	R/W	[3] TimerO nowrap	0x0
		[5:4] O:tmr1m0,using pclk 1:tmr1m1,	
		count gpio2risc1 posedge 2:tmr1m2	
		count gpio2risc1 high width	
		3:tmr1m3,tick	
		[6] Timer2 enable	
		[7] Timer1 nowrap	
0x02	R/W	TMR_CTRL2	0x0
0,02	K/ VV	[7] watchdog_en	0.0
		TMR_CTRL3	0x0
		[0] tmr0_o=tmr0	
		[1] tmr1_o=tmr1	
0x03	R/W	[2] hit watchdog target	
		[3] clear wd_cnt	
		[7] software_irq	
	- 4 - 1	TMR_CAPTO_0	
0x04	R/W	captO[7:0] Byte O of timerO capture	0x0
		TMR_CAPTO_1	
0x05	R/W	capt0[15:8] Byte 1 of timer0 capture	0x0
0.06	5 /4/	TMR_CAPTO_2	2.2
0x06	R/W	capt0[23:16] Byte 2 of timer0 capture	0x0
2.27	- 4	TMR_CAPTO_3	
0x07	R/W	capt0[31:24] Byte 3 of timer0 capture	0x0
0.00	5 /4/	TMR_CAPT1_0	2.2
80x0	R/W	capt1[7:0] Byte 0 of timer1 capture	0x0



Offset	R/W	Description	Reset Value
0x09	R/W	TMR_CAPT1_1 capt1[15:8] Byte 1 of timer1 capture	0x0
0x0a	R/W	TMR_CAPT1_2 capt1[23:16] Byte 2 of timer1 capture	0x0
OxOb	R/W	TMR_CAPT1_3 capt1[31:24] Byte 3 of timer1 capture	0x0
OxOd	R/W	WT_TARGET_1 watchdog_target2[15:8] Byte 1 of watchdog target value	0x0
0x0e	R/W	WT_TARGET_2 watchdog_target2[23:16] Byte 2 of watchdog target value	0x0
OxOf	R/W	WT_TARGET_3 watchdog_target2[31:24] Byte 3 of watchdog target value	0x0
0x10	R	TMR_TICKO_O ticko[7:0] Byte 0 of timer0 ticker	OxO
0x11	R	TMR_TICKO_1 ticko[15:8] Byte 1 of timerO ticker	0x0
0x12	R	TMR_TICKO_2 ticko[23:16] Byte 2 of timerO ticker	0x0
0x13	R	TMR_TICKO_3 ticko[31:24] Byte 3 of timerO ticker	0x0
Ox14	R	TMR_TICK1_0 tick1[7:0] Byte 0 of timer1 ticker	0x0
0x15	R	TMR_TICK1_1 tick1[15:8] Byte 1 of timer1 ticker	0x0
0x16	R	TMR_TICK1_2 tick1[23:16] Byte 2 of timer1 ticker	0x0
0x17	R	TMR_TICK1_3 tick1[31:24] Byte 3 of timer1 ticker	0x0



8.2 32K LTimer

The SoC also supports a low frequency (32kHz) LTIMER in suspend mode or deep sleep mode. This timer can be used as one kind of wakeup source.

8.3 System Timer

The SoC also supports a System Timer, the clock frequency for System Timer is fixed as 16 MHz irrespective of system clock.

In suspend mode, both System Timer and TimerO ~ Timer1 stop counting, and 32K Timer starts counting. When the chip restores to active mode, TimerO ~ Timer1 will continue counting from the number when they stops; In contrast, System Timer will continue counting from an adjusted number which is a sum of the number when it stops and an offset calculated from the counting value of 32K Timer during suspend mode.

System timer related registers are listed in table below. The base address for the registers is 0x80140200.

Table 8-2 Register Table for System Timer

Offset	R/W	Description	Reset Value
0x00	R/W	SYS_TIMERO	OxO
0x01	R/W	SYS_TIMER1	OxO
0x02	R/W	SYS_TIMER2	OxO
0x03	R/W	SYS_TIMER3	OxO
ОхОа	R/W	SYS_TIMER_CTRL	Oxc1
OxOb	R/W	SYS_TIMER_ST	OxO

DS-TLSR9518-E16 103 Ver 1.2.0



9 Interrupt System

9.1 Interrupt Structure

The SoC provides three interrupt inputs: Timer interrupt, software interrupt, and external interrupt. External interrupts are arbitrated and distributed by a platform-level interrupt controller (PLIC) to the processor core. Each external interrupt source can be assigned its own priority, and the RISC-V processor core could select which external interrupt sources it would handle. PLIC routes the highest priority interrupt source to the target processor.


The Machine Interrupt Pending Control and State Register (MIP CSR) contains pending bits of these three interrupts, and the Machine Interrupt Enable Control and State Register (MIE CSR) contains enable bits of these interrupts. The processor can selectively enable interrupts by manipulating the MIE CSR, or globally disable interrupts by clearing the MIE bit.

Platform-Level Interrupt Controller (PLIC) prioritizes and distributes global interrupts. It is compatible with RISC-V PLIC with the following features:

- Software-programmable interrupt generation
- · Preemptive priority interrupt extension
- · Vectored interrupt extension

The following figure shows the block diagram of PLIC. Interrupt source (e.g., devices) send interrupt requests to PLIC through the int_src signals and they are converted to interrupt requests by the interrupt gateway. Interrupt requests are prioritized and routed to interrupt targets (e.g., RISC-V processor core) according to interrupt settings. Interrupt settings include enable bits, priorities, and priority thresholds, and these settings are programmable through the bus interface.

Figure 9-1 Block Diagram of PLIC



DS-TLSR9518-E16 104 Ver 1.2.0



9.2 External Interrupt Sources

There are 63 external interrupt sources, listed in the table below.

Table 9-1 Interrupt Sources

No.	Туре	Interrupt Source
1	syn	irq_stimer_lev
2	syn	alg_irq
3	syn	tmr1_irq
4	syn	tmr0_irq
5	syn	irq_dma
6	syn	irq_bmc
7	syn	irq_udc_[0]
8	syn	irq_udc[1]
9	syn	irq_udc[2]
10	syn	irq_udc[3]
11	syn	irq_udc[4]
12	syn	irq_zb_dm
13	syn	irq_zb_ble
14	syn	irq_zb_bt
15	syn	irq_zb_rt
16	syn	irq_pwm
17	syn	irq_pke
18	syn	irq_uart1
19	syn	irq_uart
20	syn	irq_dfifo
21	syn	irq_i2c
22	syn	irq_spi_ahb
23	syn	irq_spi_apb
24	syn	usb_pwdn
25	syn	irq_gpio



No.	Туре	Interrupt Source
26	syn	gpio2risc[0]
27	syn	gpio2risc[1]
28	syn	soft_irq
29	syn	ai_irq_bus [0]
30	syn	ai_irq_bus [1]
31	syn	ai_irq_bus [2]
32	syn	ai_irq_bus [3]
33	syn	ai_irq_bus [4]
34	syn	usb_250us, ai _irq_bus [5]
35	syn	usb_reset, ai_irq_bus [6]
36	syn	ai_irq_bus [7]
37	syn	ai_irq_bus [8]
38	syn	ai_irq_bus [9]
39	syn	ai_irq_bus [10]
40	syn	əi_irq_bus [11]
41	syn	ai_irq_bus [12]
42	syn	ai_irq_bus [13]
43	syn	ai_irq_bus [14]
44	syn	ai_irq_bus [15]
45	syn	ai_irq_bus [16]
46	syn	ai_irq_bus [17]
47	syn	ai_irq_bus [18]
48	syn	ai_irq_bus [19]
49	syn	ai_irq_bus [20]
50	syn	ai_irq_bus [21]
51	syn	ai_irq_bus [22]
52	syn	ai_irq_bus [23]
53	syn	ai_irq_bus [24]



No.	Туре	Interrupt Source
54	syn	ai_irq_bus [25]
55	syn	ai_irq_bus [26]
56	syn	ai_irq_bus [27]
57	syn	ai_irq_bus [28]
58	syn	ai_irq_bus [29]
59	syn	ai_irq_bus [30]
60	syn	ai_irq_bus [31]
61	asyn	ai_irq_comb
62	asyn	pm_irq_tm
63	asyn	emq_irq

9.3 Register Description

PLIC related register are listed in table below. The base address for the following registers is 0xE4000000.

Table 9-2 Register Configuration for PLIC

Offset	R/W	Description	Reset Value
0x00	R/W	Feature Enable Register [O]: PREEMPT, Preemptive priority interrupt enable [1]: VECTORED, Vector mode enable	0x00
0x04*n	R/W	Interrupt Source n Priority [31:0]: Interrupt source n priority. O: Never interrupt, 1-3: Interrupt source priority. The larger the value, the higher the priority.	0x01
0x1000	R/W	Interrupt source 1~31 Pending. The register provide the interrupt pending status of interrupt sources 1~31, and a way for software to trigger an interrupt without relying on external devices. Every interrupt source occupies 1 bit. [31:1]: interrupt pending status of interrupt sources 1~31.	0x00



Offset	R/W	Description	Reset Value
0x1004	R/W	Interrupt source 32~63 Pending. The register provide the interrupt pending status of interrupt sources 32~63, and a way for software to trigger an interrupt without relying on external devices. Every interrupt source occupies 1 bit. [31:0]: interrupt pending status of interrupt sources 32~63.	0x00
0x1080	R/O	Interrupt Trigger Type. These registers are read-only and indicate the configured interrupt trigger type of interrupt sources 1~31. Every interrupt source occupies 1 bit. [31:1]: Edge-triggered interrupt, 1: Edge-triggered interrupt, O: Level-triggered interrupt	0x00
0x1084	R/O	Interrupt Trigger Type. These registers are read-only and indicate the configured interrupt trigger type of interrupt sources 32~63. Every interrupt source occupies 1 bit. [31:0]: Edge-triggered interrupt, 1: Edge-triggered interrupt, O: Level-triggered interrupt	0x00
0x1100	R/O	Number of Interrupt and Target Configuration Register. [15:0]: The number of supported interrupt sources [31:16]: The number of supported targets	0x0002003F
0x1104	R/O	Version & Maximum Priority Configuration Register. [15:0]: The version of the PLIC design [31:16]: The maximum priority supported	0x00030001
0x2000	R/W	Interrupt Enable Bits for interrupt sources 1~31. Every interrupt source occupies 1 bit. [31:1]: Interrupt Enable Bits for interrupt sources 1~31	0x00
0x2004	R/W	Interrupt Enable Bits for interrupt sources 32~63. Every interrupt source occupies 1 bit. [31:0]: Interrupt Enable Bits for interrupt sources 32~63.	0x00



Offset	R/W	Description	Reset Value
0x200000	R/W	Priority Threshold. [31:0]: THRESHOLD, Interrupt priority threshold	0x0
0x200004	R/W	Claim and Complete Register. [9:0]: INTERRUPT_ID, On reads, indicating the interrupt source that has being claimed. On writes, indicating the interrupt source that has been handled (completed).	OxO
0x200400	R/W	The register is read/writable registers for accessing the preempted priority stack. The purpose of the register is for saving and restoring priorities of the nested/preempted interrupts. [3:0]: Each bit indicates if the corresponding priority level has been preempted by a higher-priority interrupt.	0x00



10 Interface

10.1 GPIO

The SoC supports up to 40 GPIOs. All digital IOs can be used as general purpose IOs.

10.1.1 Basic Configuration

All GPIOs can be configured with related registers, as described as following.

Table 10-1 GPIO Pad Function Mux

Pad	Default	Register = 3	Register = 2	Register = 1	Register = 0	Register
PA[0]	GPIO	-	CLK32K	CLK_7816	I2S_CLK	0x80140330 [1:0]
PA[1]	SPI_SLV_CN	-	HSPI_CN	UARTO_CTS	SPI_SLV_CN	0x80140330 [3:2]
PA[2]	SPI_SLV_CK	-	HSPI_CK	UARTO_RTS	SPI_SLV_CK	0x80140330 [5:4]
PA[3]	SPI_SLV_DI	-	HSPI_MISO	UARTO_TX	SPI_SLV_DI	0x80140330 [7:6]
PA[4]	SPI_SLV_DO	-	HSPI_MOSI	UARTO_RTX	SPI_SLV_DO	0x80140331 [1:0]
PA[5]	GPIO	-	-	-	DM	0x80140331 [3:2]
PA[6]	GPIO	-	-	-	DP	0x80140331 [5:4]
PA[7]	SWS_IO	-	-	-	SWS	0x80140331 [7:6]
PB[0]	GPIO	-	PWM5	TX_CYC2PA	HSPI_IO3	0x80140332 [1:0]
PB[1]	GPIO	-	PWM3	RX_CYC2LNA	CODEC_IRQ/ HSPI_IO2	0x80140332 [3:2]
PB[2]	GPIO	-	UARTO_TX	I2C_SCK	DMIC_DAT/ I2C_SCK HSPI_MISO	
PB[3]	GPIO	-	UARTO_RTX	I2C_SDA	DMIC_CLK1/ HSPI_MOSI	0x80140332 [7:6]

DS-TLSR9518-E16 110 Ver 1.2.0



Pad	Default	Register = 3	Register = 2	Register = 1	Register = 0	Register
PB[4]	GPIO	-	UARTO_RTS	PWMO	DMIC_CLK2/ HSPI_CK	0x80140333 [1:0]
PB[5]	GPIO	-	PWM1	PSPI_CK	CODEC_MCLK /ATSEL[0	0x80140333 [3:2]
PB[6]	GPIO	-	UARTO_CTS	PSPI_MISO	TX_CYC2PA/ HSPI_CN	0x80140333 [5:4]
PB[7]	GPIO	-	BT_INBAND	PSPI_MOSI	CODEC_RSTN/ PWM2	0x80140333 [7:6]
PC[0]	GPIO	-	PWMO	PSPI_CN	SWM	0x80140334 [1:0]
PC[1]	GPIO	-	DMIC_DAT	ATSEL[0]	I2C_SCK	0x80140334 [3:2]
PC[2]	GPIO	-	DMIC_CLK1	ATSEL[1]	I2C_SDA	0x80140334 [5:4]
PC[3]	GPIO	-	DMIC_CLK2	ATSEL[2]	I2S_BCK	0x80140334 [7:6]
PC[4]	GPIO	-	UART1_CTS	I2S_LR_OUT	PSPI_CN	0x80140335 [1:0]
PC[5]	GPIO	-	UART1_RTS	I2S_DAT_OUT	PSPI_CK	0x80140335 [3:2]
PC[6]	GPIO	-	UART1_TX	I2S_LR_IN	PSPI_MISO	0x80140335 [5:4]
PC[7]	GPIO	-	UART1_RTX	I2S_DAT_IN	PSPI_MOSI	0x80140335 [7:6]
PD[0]	GPIO	-	PWM0_N	PSPI_CN	SPI_CN UARTO_CTS	
PD[1]	GPIO	-	PWM1_N	PSPI_CK	PSPI_CK UARTO_RTS	
PD[2]	GPIO	-	PWM2_N	PSPI_MISO	UARTO_TX	0x80140336 [5:4]



Pad	Default	Register = 3	Register = 2	Register = 1	Register = 0	Register
PD[3]	GPIO	-	PWM3_N	PSPI_MOSI	UARTO_RTX	0x80140336 [7:6]
PD[4]	GPIO	-	PWM4_N	DMIC_DAT	UART1_CTS	0x80140337 [1:0]
PD[5]	GPIO	-	PWM5_N	DMIC_CLK1	UART1_RTS	0x80140337 [3:2]
PD[6]	GPIO	-	RX_CYC2LNA	DMIC_CLK2	UART1_TX	0x80140337 [5:4]
PD[7]	GPIO	-	TX_CYC2PA	PWM4	UART1_RTX	0x80140337 [7:6]
PE[0]	GPIO	-	PWM3	UART1_TX	I2C_SCK	0x80140350 [1:0]
PE[1]	GPIO	-	PWM1	UART1_CTS	I2C_SCK	0x80140350 [3:2]
PE[2]	GPIO	-	PWM2	UART1_RTX	I2C_SDA	0x80140350 [5:4]
PE[3]	GPIO	BT_ACTIVITY	PWMO	UART1_RTS	I2C_SDA	0x80140350 [7:6]
PE[4]	TDI	BT_STATUS	PWM4	RX_CYC2LNA	TDI	0x80140351 [1:0]
PE[5]	TDO	WIFI_DENY	PWM5	TX_CYC2PA	TDO	0x80140351 [3:2]
PE[6]	TMS	-	-	PWM2_N	TMS	0x80140351 [5:4]
PE[7]	TCK	-	-	PWM3_N	TCK	0x80140351 [7:6]
PF[0]	MOSI	-	-	-	MOSI	0x80140356 [1:0]
PF[1]	MSCK	-	-	-	MCLK	0x80140356 [3:2]



Pad	Default	Register = 3	Register = 2	Register = 1	Register = 0	Register
PF[2]	MSIO3	-	FAST_STL	-	MSIO3	0x80140356 [5:4]
PF[3]	MSCN	-	TX_PWR	-	MSCN	0x80140356 [7:6]
PF[4]	MISO	-	-	-	MISO	0x80140357 [1:0]
PF[5]	MSIO2	-	-	-	MSIO2	0x80140357 [3:2]

Table 10-2 GPIO Setting

Pad	Input	IE	OEN	Output/PE	Polarity	DS	Act as GPIO
PA[O]	0x8014030						
	0 [0]	1 [0]	2 [0]	3 [0]	4 [0]	5 [0]	6 [0]
PA[1]	0x8014030						
	0 [1]	1 [1]	2 [1]	3 [1]	4 [1]	5 [1]	6 [1]
PA[2]	0x8014030						
	0 [2]	1 [2]	2 [2]	3 [2]	4 [2]	5 [2]	6 [2]
PA[3]	0x8014030						
	0 [3]	1 [3]	2 [3]	3 [3]	4 [3]	5 [3]	6 [3]
PA[4]	0x8014030						
	0 [4]	1 [4]	2 [4]	3 [4]	4 [4]	5 [4]	6 [4]
PA[5]	0x8014030						
	0 [5]	1 [5]	2 [5]	3 [5]	4 [5]	5 [5]	6 [5]
PA[6]	0x8014030						
	0 [6]	1 [6]	2 [6]	3 [6]	4 [6]	5 [6]	6 [6]
PA[7]	0x8014030						
	0 [7]	1 [7]	2 [7]	3 [7]	4 [7]	5 [7]	6 [7]
PB[O]	0x8014030						
	8 [0]	9 [0]	a [0]	b [0]	c [0]	d [0]	e [0]
PB[1]	0x8014030						
	8 [1]	9 [1]	a [1]	b [1]	c [1]	d [1]	e [1]



Pad	Input	IE	OEN	Output/PE	Polarity	DS	Act as GPIO
PB[2]	0x8014030 8 [2]	0x8014030 9 [2]	0x8014030 a [2]	0x8014030 b [2]	0x8014030 c [2]	0x8014030 d [2]	0x8014030 e [2]
PB[3]	0x8014030 8 [3]	0x8014030 9 [3]	0x8014030 a [3]	0x8014030 b [3]	0x8014030 c [3]	0x8014030 d [3]	0x8014030 e [3]
PB[4]	0x8014030 8 [4]	0x8014030 9 [4]	0x8014030 a [4]	0x8014030 b [4]	0x8014030 c [4]	0x8014030 d [4]	0x8014030 e [4]
PB[5]	0x8014030 8 [5]	0x8014030 9 [5]	0x8014030 a [5]	0x8014030 b [5]	0x8014030 c [5]	0x8014030 d [5]	0x8014030 e [5]
PB[6]	0x8014030 8 [6]	0x8014030 9 [6]	0x8014030 a [6]	0x8014030 b [6]	0x8014030 c [6]	0x8014030 d [6]	0x8014030 e [6]
PB[7]	0x8014030 8 [7]	0x8014030 9 [7]	0x8014030 a [7]	0x8014030 b [7]	0x8014030 c [7]	0x8014030 d [7]	0x8014030 e [7]
PC[0]	0x8014031 0 [0]	c1[0]	0x8014031 2 [0]	0x8014031 3 [0]	0x8014031 4 [0]	c3[0]	0x8014031 6 [0]
PC[1]	0x8014031 0 [1]	c1[1]	0x8014031 2 [1]	0x8014031 3 [1]	0x8014031 4 [1]	c3[1]	0x8014031 6 [1]
PC[2]	0x8014031 0 [2]	c1[2]	0x8014031 2 [2]	0x8014031 3 [2]	0x8014031 4 [2]	c3[2]	0x8014031 6 [2]
PC[3]	0x8014031 0 [3]	c1[3]	0x8014031 2 [3]	0x8014031 3 [3]	0x8014031 4 [3]	c3[3]	0x8014031 6 [3]
PC[4]	0x8014031 0 [4]	c1[4]	0x8014031 2 [4]	0x8014031 3 [4]	0x8014031 4 [4]	c3[4]	0x8014031 6 [4]
PC[5]	0x8014031 0 [5]	c1[5]	0x8014031 2 [5]	0x8014031 3 [5]	0x8014031 4 [5]	c3[5]	0x8014031 6 [5]
PC[6]	0x8014031 0 [6]	c1[6]	0x8014031 2 [6]	0x8014031 3 [6]	0x8014031 4 [6]	c3[6]	0x8014031 6 [6]
PC[7]	0x8014031 0 [7]	c1[7]	0x8014031 2 [7]	0x8014031 3 [7]	0x8014031 4 [7]	c3[7]	0x8014031 6 [7]
PD[0]	0x8014031 8 [0]	c4[0]	0x8014031a [0]	0x8014031 b [0]	0x8014031c [0]	c6[0]	0x8014031 e [0]
PD[1]	0x8014031 8 [1]	c4[1]	0x8014031a [1]	0x8014031 b [1]	0x8014031c [1]	c6[1]	0x8014031 e [1]



Pad	Input	IE	OEN	Output/PE	Polarity	DS	Act as GPIO
PD[2]	0x140318 [2]	c4[2]	0x14031a [2]	0x14031b [2]	0x14031c [2]	c6[2]	0x14031e [2]
PD[3]	0x140318 [3]	c4[3]	0x14031a [3]	0x14031b [3]	0x14031c [3]	c6[3]	0x14031e [3]
PD[4]	0x8014031 8 [4]	c4[4]	0x8014031a [4]	0x8014031 b [4]	0x8014031c [4]	c6[4]	0x8014031 e [4]
PD[5]	0x8014031 8 [5]	c4[5]	0x8014031a [5]	0x8014031 b [5]	0x8014031c [5]	c6[5]	0x8014031 e [5]
PD[6]	0x8014031 8 [6]	c4[6]	0x8014031a [6]	0x8014031 b [6]	0x8014031c [6]	c6[6]	0x8014031 e [6]
PD[7]	0x8014031 8 [7]	c4[7]	0x8014031a [7]	0x8014031 b [7]	0x8014031c [7]	c6[7]	0x8014031 e [7]
PE[0]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [0]	1 [0]	2 [0]	3 [0]	4 [0]	5 [0]	6 [0]
PE[1]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [1]	1 [1]	2 [1]	3 [1]	4 [1]	5 [1]	6 [1]
PE[2]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [2]	1 [2]	2 [2]	3 [2]	4 [2]	5 [2]	6 [2]
PE[3]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [3]	1 [3]	2 [3]	3 [3]	4 [3]	5 [3]	6 [3]
PE[4]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [4]	1 [4]	2 [4]	3 [4]	4 [4]	5 [4]	6 [4]
PE[5]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [5]	1 [5]	2 [5]	3 [5]	4 [5]	5 [5]	6 [5]
PE[6]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [6]	1 [6]	2 [6]	3 [6]	4 [6]	5 [6]	6 [6]
PE[7]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	0 [7]	1 [7]	2 [7]	3 [7]	4 [7]	5 [7]	6 [7]
PF[0]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	8 [0]	9 [0]	a [0]	b [0]	c [0]	d [0]	e [0]
PF[1]	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032	0x8014032
	8 [1]	9 [1]	a [1]	b [1]	c [1]	d [1]	e [1]



Pad	Input	ΙE	OEN	Output/PE	Polarity	DS	Act as GPIO
PF[2]	0x8014032						
	8 [2]	9 [2]	a [2]	b [2]	c [2]	d [2]	e [2]
PF[3]	0x8014032						
	8 [3]	9 [3]	a [3]	b [3]	c [3]	d [3]	e [3]
PF[4]	0x8014032						
	8 [4]	9 [4]	a [4]	b [4]	c [4]	d [4]	e [4]
PF[5]	0x8014032						
	8 [5]	9 [5]	a [5]	b [5]	c [5]	d [5]	e [5]

NOTE:

- IE: Input enable, high active. 1: enable input, 0: disable input.
- OEN: Output enable, low active. O: enable output, 1: disable output.
- Output: configure GPO output.
- Input: read GPI input.
- DS: Drive strength. 1: maximum DS level (default), O: minimal DS level.
- Act as GPIO: enable (1) or disable (0) GPIO function.
- Polarity: see section below
- c1, c3, c4, c6 are analog registers

Table 10-3 GPIO Function Mux Configuration Registers

Address	R/W	Description	Default Value
0x80140330	RW	[1:0]: function control bits of PA[0] [3:2]: function control bits of PA[1] [5:4]: function control bits of PA[2] [7:6]: function control bits of PA[3]	0x00
0x80140331	RW	[1:0]: function control bits of PA[4] [3:2]: function control bits of PA[5] [5:4]: function control bits of PA[6] [7:6]: function control bits of PA[7]	0x00




Address	R/W	Description	Default Value
		[1:0]: function control bits of PB[0]	
0x80140332	5)4/	[3:2]: function control bits of PB[1]	0x00
0x60140332	RW	[5:4]: function control bits of PB[2]	OXOO
		[7:6]: function control bits of PB[3]	
		[1:0]: function control bits of PB[4]	
0x80140333	RW	[3:2]: function control bits of PB[5]	0x00
0x60140333	KVV	[5:4]: function control bits of PB[6]	0,000
		[7:6]: function control bits of PB[7]	
		[1:0]: function control bits of PC[0]	
000140224	DIA	[3:2]: function control bits of PC[1]	000
0x80140334	RW	[5:4]: function control bits of PC[2]	0x00
		[7:6]: function control bits of PC[3]	
		[1:0]: function control bits of PC[4]	
000140225	DIA	[3:2]: function control bits of PC[5]	000
0x80140335	RW	[5:4]: function control bits of PC[6]	0x00
		[7:6]: function control bits of PC[7]	
		[1:0]: function control bits of PD[0]	
0x80140336	RW	[3:2]: function control bits of PD[1]	0x00
0x80140336	KVV	[5:4]: function control bits of PD[2]	OxOO
		[7:6]: function control bits of PD[3]	
		[1:0]: function control bits of PD[4]	
0x80140337	RW	[3:2]: function control bits of PD[5]	0x00
0x60140557	KVV	[5:4]: function control bits of PD[6]	0x00
		[7:6]: function control bits of PD[7]	
		[1:0]: function control bits of PE[0]	
0×90140350	RW	[3:2]: function control bits of PE[1]	0,00
0x80140350	KVV	[5:4]: function control bits of PE[2]	0x00
		[7:6]: function control bits of PE[3]	
		[1:0]: function control bits of PE[4]	
0x80140351	RW	[3:2]: function control bits of PE[5]	0,00
0.00140331	ΚVV	[5:4]: function control bits of PE[6]	0x00
		[7:6]: function control bits of PE[7]	



Address	R/W	Description	Default Value
0x80140356	RW	[1:0]: function control bits of PF[0] [3:2]: function control bits of PF[1] [5:4]: function control bits of PF[2] [7:6]: function control bits of PF[3]	0x00
0x80140357	RW	[1:0]: function control bits of PF[4] [3:2]: function control bits of PF[5]	0x00

10.1.2 GPIO Logic Introduction

Figure 10-1 GPIO Logic Diagram



In the figure above,

1. DS: drive strength, 1: high drive strength; 0: low drive strength

2. PE: pull-up enable, 1: pull up; 0: no pull up

3. OEN: output enable, 1: high Z; O: output

4. O: output value, when OEN is O, output this value

5. I: input value

6. IE: input enable, if IE is 0, C is always zero

7. 1M, 10K,pull up and 100K pull down resistors are controlled by analog 3.3V register controller

DS-TLSR9518-E16 118 Ver 1.2.0



NOTE:

- 1. When PAD is set as functional IO, no need to configure GPIO_OEN as the functional IO will enable Mux_OEN.
- 2. When PAD is input, IE should be enabled regardless of functional IO or GPIO, and output to I, AS_GPIO is 1, Mux_I is 1.
- 3. There are two methods to configure digital pull-up of 30k~70k ohm:
 - ° PC group and PD group (may vary for different chips), pad can configure analog register PE and enable digital pull-up.
 - Other group of pad, when GPIO_OEN=1 and GPIO_I=1, it enables digital pull-up.
- 4. Analog pull-up has three options: 1M, 100k, 10k ohm; analog pull-down has only 100k ohm. They can be configured via corresponding analog registers.
- 5. The GPIO configuration sequence should be: configure the MUX function, and then disable GPIO function. If disable GPIO first and then set function, the default function of the pad may be enabled and will cause false output level.

10.1.3 Connection Relationship between GPIO and Related Modules

GPIO can be used to generate GPIO interrupt signal for interrupt system, counting or control signal for Timer/Counter module, or GPIO2RISC interrupt signal for interrupt system.

For the "Exclusive Or (XOR)" operation result for input signal from any GPIO pin and respective "Polarity" value, on one hand, it takes "And" operation with "irq" and generates GPIO interrupt request signal; on the other hand, it takes "And" operation with "mO/m1", and generates counting signal in Mode 1 or control signal in Mode 2 for TimerO/Timer1, or generates GPIO2RISC[0]/GPIO2RISC[1] interrupt request signal.

GPIO interrupt request signal = | ((input ^ polarity) & irq);

Counting (Mode 1) or control (Mode 2) signal for TimerO = I ((input ^ polarity) & mO);

Counting (Mode 1) or control (Mode 2) signal for Timer1 = | ((input ^ polarity) & m1);


GPIO2RISC[0] interrupt request signal = | ((input ^ polarity) & m0);

GPIO2RISC[1] interrupt request signal = | ((input ^ polarity) & m1).

As is shown in figure below.



Figure 10-2 Logic Relationship between GPIO and Related Modules



10.1.4 Drive Strength

The registers in the "DS" column are used to configure the corresponding pin's driving strength: "1" indicates maximum drive level, while "0" indicates minimal drive level.

The "DS" configuration will take effect when the pin is used as output. It's set as the strongest driving level by default. In actual applications, driving strength can be decreased to lower level if necessary.

- PA[5:7], PE[0:1], PE[4:7]: maximum = 8 mA ("DS" = 1), minimum = 4 mA ("DS" = 0)
- Other GPIOs (PA[0:4], PB[0:7], PC[0:7], PD[0:7], PE[2:3] and PF[0:5]): maximum = 4 mA ("DS" = 1), minimum = 2 mA ("DS" = 0)

10.1.5 Polarity

By configuring "Polarity" registers, user can determine GPIO edges in Timer modes. In Timer Mode 1, it determines GPIO edge when Timer Tick counting increases. In Timer Mode 2, it determines GPIO edge when Timer Tick starts counting.

Users can read addresses to see which GPIO asserts counting signals (Mode 1)/control signal (Mode 2) for Timers.

10.1.6 GPIO IRQ Signal

Select GPIO interrupt trigger edge (positive edge or negative edge) via configuring "Polarity", and set corresponding GPIO interrupt enabling bit "Irq".

10.1.7 GPI02RISC IRQ Signal

Select GPIO2RISC interrupt trigger edge (positive edge or negative edge) via configuring "Polarity", and set corresponding GPIO enabling bit "m0"/"m1", then enable GPIO2RISC[0]/GPIO2RISC[1] interrupt.

DS-TLSR9518-E16 120 Ver 1.2.0



Table 10-4 GPIO IRQ Table

Pad	Input	IRQ	m0	m1	Polarity
PA[0]	0x80140300[0]	0x80140307[0]	0x80140338[0]	0x80140340[0]	0x80140304[0]
PA[1]	0x80140300[1]	0x80140307[1]	0x80140338[1]	0x80140340[1]	0x80140304[1]
PA[2]	0x80140300[2]	0x80140307[2]	0x80140338[2]	0x80140340[2]	0x80140304[2]
PA[3]	0x80140300[3]	0x80140307[3]	0x80140338[3]	0x80140340[3]	0x80140304[3]
PA[4]	0x80140300[4]	0x80140307[4]	0x80140338[4]	0x80140340[4]	0x80140304[4]
PA[5]	0x80140300[5]	0x80140307[5]	0x80140338[5]	0x80140340[5]	0x80140304[5]
PA[6]	0x80140300[6]	0x80140307[6]	0x80140338[6]	0x80140340[6]	0x80140304[6]
PA[7]	0x80140300[7]	0x80140307[7]	0x80140338[7]	0x80140340[7]	0x80140304[7]
PB[0]	0x80140308[0]	0x8014030f[0]	0x80140339[0]	0x80140341[0]	0x8014030c[0]
PB[1]	0x80140308[1]	0x8014030f[1]	0x80140339[1]	0x80140341[1]	0x8014030c[1]
PB[2]	0x80140308[2]	0x8014030f[2]	0x80140339[2]	0x80140341[2]	0x8014030c[2]
PB[3]	0x80140308[3]	0x8014030f[3]	0x80140339[3]	0x80140341[3]	0x8014030c[3]
PB[4]	0x80140308[4]	0x8014030f[4]	0x80140339[4]	0x80140341[4]	0x8014030c[4]
PB[5]	0x80140308[5]	0x8014030f[5]	0x80140339[5]	0x80140341[5]	0x8014030c[5]
PB[6]	0x80140308[6]	0x8014030f[6]	0x80140339[6]	0x80140341[6]	0x8014030c[6]
PB[7]	0x80140308[7]	0x8014030f[7]	0x80140339[7]	0x80140341[7]	0x8014030c[7]
PC[0]	0x80140310[0]	0x80140317[0]	0x8014033a[0]	0x80140342[0]	0x80140314[0]
PC[1]	0x80140310[1]	0x80140317[1]	0x8014033a[1]	0x80140342[1]	0x80140314[1]
PC[2]	0x80140310[2]	0x80140317[2]	0x8014033a[2]	0x80140342[2]	0x80140314[2]
PC[3]	0x80140310[3]	0x80140317[3]	0x8014033a[3]	0x80140342[3]	0x80140314[3]
PC[4]	0x80140310[4]	0x80140317[4]	0x8014033a[4]	0x80140342[4]	0x80140314[4]
PC[5]	0x80140310[5]	0x80140317[5]	0x8014033a[5]	0x80140342[5]	0x80140314[5]
PC[6]	0x80140310[6]	0x80140317[6]	0x8014033a[6]	0x80140342[6]	0x80140314[6]
PC[7]	0x80140310[7]	0x80140317[7]	0x8014033a[7]	0x80140342[7]	0x80140314[7]
PD[0]	0x80140318[0]	0x8014031f[0]	0x8014033b[0]	0x80140343[0]	0x8014031c[0]
PD[1]	0x80140318[1]	0x8014031f[1]	0x8014033b[1]	0x80140343[1]	0x8014031c[1]
PD[2]	0x80140318[2]	0x8014031f[2]	0x8014033b[2]	0x80140343[2]	0x8014031c[2]



Pad	Input	IRQ	m0	m1	Polarity
PD[3]	0x80140318[3]	0x8014031f[3]	0x8014033b[3]	0x80140343[3]	0x8014031c[3]
PD[4]	0x80140318[4]	0x8014031f[4]	0x8014033b[4]	0x80140343[4]	0x8014031c[4]
PD[5]	0x80140318[5]	0x8014031f[5]	0x8014033b[5]	0x80140343[5]	0x8014031c[5]
PD[6]	0x80140318[6]	0x8014031f[6]	0x8014033b[6]	0x80140343[6]	0x8014031c[6]
PD[7]	0x80140318[7]	0x8014031f[7]	0x8014033b[7]	0x80140343[7]	0x8014031c[7]
PE[0]	0x80140320[0]	0x80140327[0]	0x8014033c[0]	0x80140344[0]	0x80140324[0]
PE[1]	0x80140320[1]	0x80140327[1]	0x8014033c[1]	0x80140344[1]	0x80140324[1]
PE[2]	0x80140320[2]	0x80140327[2]	0x8014033c[2]	0x80140344[2]	0x80140324[2]
PE[3]	0x80140320[3]	0x80140327[3]	0x8014033c[3]	0x80140344[3]	0x80140324[3]
PE[4]	0x80140320[4]	0x80140327[4]	0x8014033c[4]	0x80140344[4]	0x80140324[4]
PE[5]	0x80140320[5]	0x80140327[5]	0x8014033c[5]	0x80140344[5]	0x80140324[5]
PE[6]	0x80140320[6]	0x80140327[6]	0x8014033c[6]	0x80140344[6]	0x80140324[6]
PE[7]	0x80140320[7]	0x80140327[7]	0x8014033c[7]	0x80140344[7]	0x80140324[7]
PF[O]	0x80140328[0]	-	-	-	0x8014032c[0]
PF[1]	0x80140328[1]	-	-	-	0x8014032c[1]
PF[2]	0x80140328[2]	-	-	-	0x8014032c[2]
PF[3]	0x80140328[3]	-	-	-	0x8014032c[3]
PF[4]	0x80140328[4]	-	-	-	0x8014032c[4]
PF[5]	0x80140328[5]	-	-	-	0x8014032c[5]

10.1.8 Pull-up/Pull-down Resistors

All GPIOs support configurable pull-up resistor of rank x1 and x100 or pull-down resistor of rank x10 which are all disabled by default. Analog registers afe_0x0e<7:0> \sim afe_0x17<7:0> serve to control the pull-up/pull-down resistor for each GPIO, as shown in table below.



Table 10-5 Analog Registers for Pull-up/Pull-down Resistor Control

Address	R/W	Description	Default Value
		PA[3:0] pull up and down select:	
		<7:6>: PA[3]	
		<5:4>: PA[2]	
		<3:2>: PA[1]	
afe_0x0e<7:0>	R/W	<1:0>: PA[0]	00000000
		OO: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	
		PA[7:4] pull up and down select:	
		<7:6>: PA[7]	
		<5:4>: PA[6]	
		<3:2>: PA[5]	
afe_0x0f<7:0>	R/W	<1:0>: PA[4]	00000000
		OO: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	
		PB[3:0] pull up and down select:	
		<7:6>: PB[3]	
		<5:4>: PB[2]	
		<3:2>: PB[1]	
afe_0x10<7:0>	R/W	<1:0>: PB[0]	00000000
		OO: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	



Address	R/W	Description	Default Value
		PB[7:4] pull up and down select:	
		<7:6>: PB[7]	
		<5:4>: PB[6]	
		<3:2>: PB[5]	
afe_0x11<7:0>	R/W	<1:0>: PB[4]	00000000
		00: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	
		PC[3:0] pull up and down select:	
		<7:6>: PC[3]	
		<5:4>: PC[2]	
		<3:2>: PC[1]	
afe_0x12<7:0>	R/W	<1:0>: PC[0]	00000000
		00: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	
		PC[7:4] pull up and down select:	
		<7:6>: PC[7]	
		<5:4>: PC[6]	
		<3:2>: PC[5]	
afe_0x13<7:0>	R/W	<1:0>: PC[4]	00000000
		00: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	



Address	R/W	Description	Default Value
		PD[3:0] pull up and down select:	
		<7:6>: PD[3]	
		<5:4>: PD[2]	
		<3:2>: PD[1]	
afe_0x14<7:0>	R/W	<1:0>: PD[0]	00000000
		OO: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	
		PD[7:4] pull up and down select:	
		<7:6>: PD[7]	
		<5:4>: PD[6]	
		<3:2>: PD[5]	
afe_0x15<7:0>	R/W	<1:0>: PD[4]	00000000
		OO: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	
		PE[3:0] pull up and down select:	
		<7:6>: PE[3]	
		<5:4>: PE[2]	
		<3:2>: PE[1]	
afe_0x16<7:0>	R/W	<1:0>: PE[0]	00000000
		OO: Null	
		O1: 1M pull up	
		10: 100K pull down	
		11: 10K pull up	



Address	R/W	Description	Default Value
afe_0x17<7:0>	R/W	PE[7:4] pull up and down select: <7:6>: PE[7] <5:4>: PE[6] <3:2>: PE[5] <1:0>: PE[4] 00: Null 01: 1M pull up 10: 100K pull down 11: 10K pull up	0000000

10.2 Swire

The SoC supports Single Wire Slave interface. SWM (Single Wire Master) and SWS (Single Wire Slave) represent the master and slave device of the single wire communication system developed by Telink. The maximum data rate can be up to 2Mbps.

SWS usage is not supported in power-saving mode (deep sleep or suspend).

SWS related registers are listed as following, the base address of the following registers is 0x80100c00.

Table 10-6 Swire Related Registers

Offset	R/W	Description	Default Value
0x00	R	SWIRE_DATA [7:0] swire_data	0x00
OxO1	RW	SWIRE_CTL [0]:swire_wr [1]:swire_rd [2]:swire_cmd [3]:swire_err_flag [4]:swire_eop [6]:swire_usb_det [7]:swire_usb_en	0x80
0x02	RW	SWIRE_CTL2 [6:0]: swire_clk_div	0x05
0x03	RW	SWIRE_ID [4:0] id_valid [7] fifo_mode	0x00



10.3 I2C

The SoC embeds I2C hardware module, which could act as Master mode or Slave mode. I2C is a popular inter-IC interface requiring only 2 bus lines, a serial data line (SDA) and a serial clock line (SCL).

10.3.1 Communication Protocol

Telink I2C module supports standard mode (100 kbps) and Fast-mode (400 kbps) with restriction that system clock must be by at least 10x of data rate. The maximum baud rate supported by I2C is 1 Mbps.

Two wires, SDA and SCL (SCK) carry information between Master device and Slave device connected to the bus. Each device is recognized by unique address (ID). Master device is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. Slave device is the device addressed by a Master.

Both SDA and SCL are bidirectional lines connected to a positive supply voltage via a pull-up resister. It's recommended to use external 3.3 kohm pull-up resistor. For standard mode, the internal pull-up resistor of rank x1 can be used instead of the external 3.3 kohm pull-up.

When the bus is free, both lines are HIGH. It's noted that data in SDA line must keep stable when clock signal in SCL line is at high level, and level state in SDA line is only allowed to change when clock signal in SCL line is at low level.




Figure 10-3 I2C Timing


10.3.2 I2C Slave Mode

The I2C module acts as Slave mode by default. The I2C slave address can be configured via register I2C_ID (address 0x01) [7:1], as shown below.

DS-TLSR9518-E16 127 Ver 1.2.0



Figure 10-4 Byte Consisted of Slave Address and R/W Flag Bit



The I2C slave mode supports two sub modes including Direct Memory Access (DMA) mode and No direct Memory Access (NDMA).

In I2C Slave mode, Master could initiate transaction anytime. I2C slave module will reply with ACK automatically. To monitor the start of I2C transaction, user could set interrupt from GPIO for SCA or SCL.


Read and write format of Slave modes are shown as below.

DMA and NDMA access buffer through dma and ahb, respectively.

Figure 10-5 Read Format in Slave Mode



Figure 10-6 Write Format in Slave Mode



10.3.3 I2C Master Mode

Register I2CSCTO[1] should be set to 1'b1 to enable I2C master mode.

Register I2CSP sets I2C Master clock: F_{I2C} = (System Clock / (4 *clock speed configured in register I2CSP).

A complete I2C protocol contains START, Slave Address, R/W bit, data, ACK and STOP. Slave address could be configured via I2C_ID [7:1].

I2C Master could send START, Slave Address, R/W bit, data and STOP cycle by configuring SLAVE_STRECH_EN. I2C master will send enabled cycles in the correct sequence.

Register I2CMST serves to indicate whether Master/Master packet is busy, as well as Master received status. Bit[0] will be set to 1 when one byte is being sent, and the bit can be automatically cleared after a start signal/address byte/acknowledge signal/data /stop signal is sent. Bit[1] is set to 1 when the start signal is sent, and the bit will be automatically cleared after the stop signal is sent. Bit[2] indicates whether to succeed in sending acknowledgement signal.

DS-TLSR9518-E16 128 Ver 1.2.0



10.3.3.1 I2C Master Write Transfer in NDMA Mode

I2C Master has 8-byte buffer for write data, which are I2C_data_buf0, I2C_data_buf1, I2C_data_buf2 and I 2C_data_buf3. Write transfer will be completed by I2C master module.

For example, to implement an I2C write transfer with 4-byte data, which contains START, Slave Address, Write bit, ACK from Slave, 1st byte, ACK from slave, 2nd byte, ACK from slave, 3rd byte, ACK from slave,4th byte, ACK from slave and STOP, user needs to configure I2C slave address to I2C_ID[7:1], 1st byte address to buff. To start I2C write transfer, I2CSCT1 is configured to 0x13 (0001 0011). I2C Master will launch START, Slave address. 1 word data to buff; I2CSCT1 is configured to 0x24 (0000 0024). Write bit, load ACK to I2CMST[2], send buff data, load ACK to I2CMST[2] and then STOP sequentially.

I2C supports a single write of 255 bytes.

10.3.3.2 I2C Master Read Transfer in NDMA Mode

I2C Master has 8 byte buffer for read data, which is FIFO (0x08). Read transfer will be completed by I2C Master.

For example, to implement an I2C read transfer with 4 byte data, which contains START, Slave Address, Read bit, ACK from Slave, 4 byte from Slave, ACK by master and STOP, user needs to configure I2C slave address to I2C_ID[7:1]. To start I2C read transfer, I2CSCT1 is configured to 0x7b (0111 1011). I2C Master will launch START, Slave address, Read bit, load ACK to I2CMST[2], load data to I2CDR, reply ACK and then STOP sequentially.

I2C supports a single read of 255 bytes.

10.3.3.3 I2C Master Writer Transfer in DMA Mode

The data to be sent is put into SRAM, set tx dma config, user needs to configure I2C slave address to I2C_ID [7:1], 1st byte address to buff. To start I2C write transfer, I2CSCT1 is configured to 0x13 (0001 0011). I2C Master will launch START, Slave address. 1 word data to buff, I2CSCT1 is configured to 0x24 (0000 0024). Write bit, load ACK to I2CMST[2], send buff data, load ACK to I2CMST[2] and then STOP sequentially.

12c supports a single write of 255bytes.

10.3.3.4 I2C Master Read Transfer in DMA Mode

For example, set rx dma config, user needs to configure I2C slave address to I2C_ID[7:1]. To start I2C read transfer, I2CSCT1 is configured to 0x7b (0111 1011). I2C Master will launch START, Slave address, Read bit, load ACK to I2CMST[2], load data to I2CDR, reply ACK and then STOP sequentially.

I2c supports a single write of 255 bytes.

10.3.4 Register Description

The I2C related registers are listed as following, the base address of the following registers is 0x80140280.

		10010 10 7	ize Keloteo Kegisters
Address Offset	R/W		Description

Address Offset	R/W	Description	Default Value
0x00	RW	I2CSP I2C master clock speed	0x1f

Table 10-7 I2C Related Registers

DS-TLSR9518-E16 129 Ver 1.2.0



Address Offset	R/W	Description	Default Value
0x01	RW	I2C_ID I2C ID:[7:1] I2C slave address, [0] R/W flag bit	0x5c
OxO2	R	I2CMST [0]: master busy [1]: master packet busy [2]: master received status: 1 for nak; 0 for ack [5:3]: master state of the base [7:6]: slave state of the base	0x30
0x03	RW	I2CSCTO [0]: I2C master enable [1]: clk stretch enable, suspend transmission by pulling SCL down to low level, and continue transmission after SCL is released to high level. [2]: rx interrupt enable [3]: tx interrupt enable [4]: mask_txdone [5]: mask_rxdone [6]:rnack_en, The last byte data read is automatically returned to nack [7]:Delay sda and oen before ack (ID, ADDRESS, DATAW)	0x00
0x04	RW	I2CSCT1 [0]: launch ID cycle [1]: launch address cycle [2]: launch data write cycle [3]: launch data read cycle [4]: launch start cycle [5]: launch stop cycle [6]: enable read ID [7]: enable ACK in read command	0x00
0x05	RW	I2CTRIG [3:0]: rx_irq_trig level [7:4]: tx_irq_trig level	0x44



Address Offset R/W		Description	Default Value	
0x06	RW	I2CLEN Config buffer send and receive byte number: default 1 byte	0x01	
0x07	SLAVE_STRECH_EN [0]: slave auto stretch clk enable [1]: slave manual stretch clk RW [2]: (w) clear slave stretch [6]: standard mode and system clock 48M, maintain ss_scl setup time Max [7]: fast mode: ss_scl setup time small		0x00	
0x08	VOLATILE	I2C_data_buf0 write/read buffer[7:0]	0x00	
0x09	VOLATILE	VOLATILE I2C_data_buf1 Write/read buffer[15:8]		
0x0a	VOLATILE	VOLATILE I2C_data_buf2 Write/read buffer[23:16]		
OxOb	VOLATILE	I2C_data_buf3 Write/read buffer[31:24]	0x00	
0x0c	VOLATILE	I2C_BUFCNT	0x00	
OxOd VOLATILE			0x00	
0x0e	VOLATILE	<pre>irq_sts [0]: txdone [1]: tx_buf_irq [2]: rxdone [3]: rx_buf_irq [4]: tx_en(W)</pre>	0x01	



Address Offset	R/W	Description	Default Value
0x0f	R	rx_fifo_len rx fifo receive byte number	0x00

10.4 I2S

The I2S module supports I2S, LJ, RJ, and DSP input formats; supports 16 bits, 20 bits, 24 bits and 32 bits input data bandwidth.

10.5 Memory SPI

Memory SPI (MSPI) is an interface bus used for communication with flash memory.

For TLSR9518A, the memory SPI interface communicates with external flash through the multiplexed GPIO pins.

For TLSR9518B, the memory SPI interface is used for internal flash communication.

10.5.1 Memory SPI Diagram

Memory SPI module is a controller which serves as a SPI master to access SPI flash. Features of memory SPI are listed as following:

- APB bus interface for registers configuration
- AHB bus interface for XIP (read-only, 16MB)
- Support for SPI master mode only
- LSB byte/MSB bit of data first transfer
- Support SPI mode 0 only
- Configurable Single, Dual and Quad mode in command, address and data cycle

Memory SPI consists of 4 sub-modules, i.e., mspi_ahbslv, mspi_apbslv, mspi_sync and mspi_ctrl, as shown in figure below:

DS-TLSR9518-E16 132 Ver 1.2.0



AHB_BUS APB_BUS **MSPI** hclk pclk mspi_ahbslv mspi_apbslv hclk pclk rxfifo mspi_sync sclk mspi_csn sclk mspi_clk mspi_ctrl mspi_dat[3:0]

Figure 10-7 Memory SPI Diagram

10.5.2 Register Description

Memory SPI related registers are listed in the following table. The base address of the following registers is 0x80140100.

Offset	R/W	Description	Default Value
0x00	RW	MSPI_DAT_APB [7:0]: write data or read data	0x00
Ox01	[7:0]: write data or read data MSPI_FM_APB [0]: rdtrig_en_p, read triggle spi enable [1]: read_mode_p, read mode [3:2]: data_line_p, 0:single line; 1: dual line; 2: line; 3:quad line [4]: csn_p, spi interface csn signal		0x00
0x02	R	[O]:busy status	0x2d

Table 10-8 Memory SPI Register Description



Offset	R/W	Description	Default Value
OxO3	RW	MSPI_FM_APB1 [2:0]: timeout_cnt, csn auto pull high after ahb bus is idle for timeout_cnt cycle [4:3]: cs2sck_cnt, the time of csn low to first sck [7:5]: cs2cs_cnt, the time of csn posedge to csn negedge	0x00
0x04	RW	MSPI_SET_L [2:0]: multi-boot address offset option, 0:0k; 1:128k; 2:256k; 4:256k	0x00
0x05	RW	MSPI_SET_H [6:0]: program space size = mspi_set_h*4k	0x00
0x06	RW	MSPI_CMD_AHB [7:0]: xip read command	0x3b
0x07	MSPI_FM_AHB [3:0]: dummy_h, dummy cycle = dummy_h + 1 [5:4]: dat_line_h, O:single line; 1: dual line; 2:quad line; 3:quad line [6]: addr_line_h, O:single line; 1:the same to dat_line_h [7]: cmd_line_h, O:single line; 1:the same to dat_line_h		0x17

10.6 HSPI

10.6.1 Diagram

HSPI diagram is shown as following:

As shown in the diagram, AHB_BUS is used to configure the direct address mapping of registers and XIP. DMA_BUS is the bus between the SPI module and the DMA module. SPI_BUS is the SPI interface connected to the pad.

The u_spi_regif is to parse the AHB protocol and send it to the u_spi_reg module for register configuration.

The u_spi_ctrl module selects the state and mode according to the value of the register configuration, and controls the format of the transmitted data.

The u_spi_spiif module adjusts the characteristics of the SPI rate or polarity of transmission and reception according to the configuration.


The u_spi_regif_ctrl module is mainly used to control and analyze signals related to DMA.

The XIP module takes effect when it is configured in XIP mode, and its role is to directly map ahb_bus to SPI_BUS.



The u_spi_fifo serves as a buffer for sending and receiving data.

Figure 10-8 HSPI Diagram



10.6.2 Features

The SoC embeds HSPI for high-speed applications, features of HSPI are listed as following:

- Supports SPI Master/Slave mode
- Supports Dual line, Quad line and 3 line I/O SPI interface
- Supports XIP function
- Supports LCD driving with SPI ports
- · Supports DMA transmission

10.6.3 Function Description

10.6.3.1 Master Mode

Users can define transmit data format by configure TransMode registers, the transmitted data will be written in to HSPI FIFO via software or DMA.

Master transfer format is shown as following:

Figure 10-9 Master Transfer Mode Format

8bit cmd(default disable)	1~4bytes Addr(default disable)	Transfer mode
---------------------------	-----------------------------------	---------------

Set the cmd_en bit of the SPI_MODE2 register to 1 to indicate that cmd phase is enabled.

See SPI_TRANSO register for transfer mode configuration.

The SPI output clock of Master mode can be divided by register, which can be up to ahb_clock.

10.6.3.2 Slave Mode

The format that Slave receives is fixed, so the Master needs to send in the prescribed format.

Slave transfer format is shown as following:



Figure 10-10 Slave Transfer Mode Format

8bit slave command	8bit dummy	Slave data
	con commiy	

Slave judges the read and write operations of the Master according to the received command.

Slave commands are listed in the table below:

Table 10-9 Slave Commands

Slave Command	OP Code	Slave Data
Read status single io	0x05	8bit state (slave ready:0x5a or not ready: 0x00)
Read status dual io	0x15	8bit state (slave ready:0x5a or not ready:0x00)
Read status quad io	0x25	8bit state (slave ready:0x5a or not ready:0x00)
Read data single io	0x0b	Reply data from txfifo
Read data dual io	0x0c	Reply data from txfifo
Read data quad io	Ox0e	Reply data from txfifo
Write data single io	0x51	Data saved to rxfifo
Write data dual io	0x52	Data saved to rxfifo
Write data quad io	Ox54	Data saved to rxfifo
User-defined	Any 8bit numbers other than the listed OP codes	Depending on the transfer control Register

The SPI input clock should be in the following range for Slave mode:

master spi_clk frequency <= 1/4 slave ahb_clk frequency

If SPI only transmits one byte, one halfword, one word (i.e. after the current transmission, resend address to start the next transmission), the SPI clock frequency at this time is related to dummy. When dummy is 8, the SPI clock frequency can be up to 1/2 hclk; When dummy is 4, the SPI clock frequency can be up to 1/4 hclk.

If SPI continuously transmits multiple data (i.e. the address auto-increment function is used), the SPI clock frequency at this time is related to dummy and whether single-wire or dual-wire are used for data transmission. When dummy is 8 and data is single-wire transmission, SPI clock frequency can be up to 1/2 hclk; when dummy is 4 or data is dual-wire transmission, SPI clock frequency can be up to 1/4 hclk.

10.6.3.3 Dual, Quad and 3line I/O

Master's Dual and Quad I/O are configured via the following registers:

spi_dual, spi_quad, cmd_fmt, Addr_fmt.

Spi_dual and spi_quad are used for the Data section. Writing 1 to cmd_fmt means that the I/O mode of the command is the same as that of the Data section, and writing 1 to Addr_fmt means that the I/O mode of the Addr is the same as the Data section.

DS-TLSR9518-E16 136 Ver 1.2.0



Master's 3line I/O mode indicates that mosi is a bidirectional I/O. Configured by spi_Isb of register SPIMODEO. SPI_CSN, SPI_CLK, SPI_MOSI form a group of SPI interfaces.

Slave's Dual and Quad I/O are determined based on the command analyzed by Slave. But Slave's command and dummy are fixed only according to single I/O.

Slave also supports 3line mode, and the slave command is only available in single IO mode. The spi_lsb of the SPIMODEO configuration register is also required. SPI_CSN, SPI_CLK, and SPI_MOSI form a group of SPI interfaces.

10.6.3.4 XIP

The function of XIP is to map the reading and writing of AHB bus to the timing of SPI.

Before the XIP transmission, the SPI mode should be configured, such as dual (quad) I/O, transmode, write/read command, etc. After the SPI modes are all configured, enable the register xip_enable, at this time the ahb bus request can be converted into SPI timing.

10.6.3.5 LCD Display Driving

HSPI can drive LCD display with SPI interface.

There are 3 ways to drive LCD display with SPI: 3-line, 4-line, 2-line.

These 3 methods and all RGB data formats (565, 666, 888) are all supported.

The 4-line format requires an additional GPIO to represent the D/CX signal.

Read/Write Sequences

Read/write sequences of 3-line, 4-line and 2-line serial interfaces are shown in figures below. Please be noted, 2-Line serial interface is designed for writing data in LCD screen, so only writing sequence is shown.




Figure 10-11 3-Line Write Sequence

DS-TLSR9518-E16 137 Ver 1.2.0

Figure 10-12 3-Line Read Sequence




Figure 10-13 4-Line Write Sequence




Figure 10-14 4-Line Read Sequence





Figure 10-15 2-Line Write Sequence



RGB Formats

RGB565, RGB666 and RGB888 pixel transitions are shown in figures below.

DS-TLSR9518-E16 139 Ver 1.2.0

Figure 10-16 RGB565 Pixel Transition




Figure 10-17 RGB666 Pixel Transition





Figure 10-18 RGB888 Pixel Transition






10.7 PSPI

10.7.1 Diagram

PSPI diagram is shown as following:

Figure 10-19 PSPI Diagram



As shown in the diagram, the bus between the SPI module and the DMA module. SPI_BUS is the SPI interface connected to the pad.

The u_spi_regif is to parse the APB protocol and send it to the u_spi_reg module for register configuration.

The u_spi_ctrl module selects the state and mode according to the value of the register configuration, and controls the format of the transmitted data.

The u_spi_spiif module adjusts the characteristics of the SPI rate or polarity of transmission and reception according to the configuration.

The u_spi_regif_ctrl module is mainly used to control and analyze signals related to DMA.

The u_spi_fifo serves as a buffer for sending and receiving data.

10.7.2 Features

The SoC embeds PSPI for low-power consumption applications, features of PSPI are listed as following:

- Supports SPI Master/Slave mode
- Supports Dual line and 3 line I/O SPI interface
- Supports DMA transmission

10.7.3 Function Descriptions

10.7.3.1 Master Mode

Users can define transmit data format by configure TransMode registers, the transmitted data will be written in to PSPI FIFO via software or DMA.

Master transfer format is shown as following:



Figure 10-20 PSPI Master Transfer Format

8bit cmd(default disable)	Transfer mode

Write 1 to the cmd_en bit of the SPI_MODE2 register to indicate that cmd phase is enabled.

See SPI_TRANSO register for transfer mode configuration.

The SPI output clock of Master mode can be divided by register, and the fastest can reach abp_clock.

10.7.3.2 Slave Mode

The format that Slave receives is fixed, so the Master needs to send in the prescribed format.

Slave transfer format is shown as following:

Figure 10-21 Slave Transfer Mode Format

8bit slave command 8bit dummy Slave data
--

Slave judges the read and write operations of the Master according to the received command.

Slave commands are listed in the table below:

Table 10-10 Slave Commands

Slave Command	OP Code	Slave Data
Read status single io	0x05	8bit state (slave ready:0x5a or not ready: 0x00)
Read status dual io	0x15	8bit state (slave ready:0x5a or not ready:0x00)
Read data single io	OxOb	Reply data from txfifo
Read data dual io	0x0c	Reply data from txfifo
Write data single io	0x51	Data saved to rxfifo
Write data dual io	0x52	Data saved to rxfifo
User-defined	Any 8bit numbers other than the listed OP codes	Depending on the transfer control Register

The SPI input clock should be in the following range for Slave mode:

master spi_clk frequency <= 1/4 slave ahb_clk frequency

If SPI only transmits one byte, one halfword, one word (i.e. after the current transmission, resend address to start the next transmission), the SPI clock frequency at this time is related to dummy. When dummy is 8, the SPI clock frequency can be up to 1/2 hclk; When dummy is 4, the SPI clock frequency can be up to 1/4 hclk.

If SPI continuously transmits multiple data (i.e. the address auto-increment function is used), the SPI clock frequency at this time is related to dummy and whether single-wire or dual-wire are used for data transmission. When dummy is 8 and data is single-wire transmission, SPI clock frequency can be up to 1/2 hclk; when dummy is 4 or data is dual-wire transmission, SPI clock frequency can be up to 1/4 hclk.

DS-TLSR9518-E16 142 Ver 1.2.0



10.7.3.3 Dual, 3line I/O

The Dual I/O of the Master is configured through registers, and the Spi_dual register is used for the I/O attributes of the Data segment. Command is a fixed single I/O.

Master's 3line I/O mode indicates that mosi is a bidirectional I/O. Configured by spi_lsb of register SPIMODEO. SPI_CSN, SPI_CLK, SPI_MOSI form a group of SPI interfaces.

Slave's Dual I/O is determined based on the command analyzed by Slave. But Slave's command and dummy are fixed only according to single I/O.

Slave also supports 3line mode, and the slave command is only available in single io mode. The spi_lsb of the SPIMODEO configuration register is also required. SPI_CSN, SPI_CLK, and SPI_MOSI form a group of SPI interfaces.

10.8 SPI Slave (SPI_SLV)

10.8.1 Diagram

SPI_SLV diagram is shown as below.

As shown in the diagram, SPI_SLAVE_Interface is used to analyze the protocol of the SPI interface, which is in spi_clk_i domain

SPI_SLAVE_Control is used to synchronize the data of spi_clk_i domain to sclk domain, and parse out the address and data segment to AHB_MASTER module

The AHB_MASTER module synchronizes the data from the sclk domain to the ahb clk domain and sends the parsed address and data to form the AHB bus.

SPI SLAVE Interface

SPI SLAVE Control

CDC sync

Spi_clk_i domain

sclk domain

ahb clk domain

Figure 10-22 SPI_SLV Diagram

10.8.2 Features

The SoC embeds SPI_SLV interface for debugging, features of SPI_SLV are listed as following:

- Supports SPI Slave mode
- Supports Dual I/O SPI interface

DS-TLSR9518-E16 143 Ver 1.2.0



10.8.3 Function Description

This module converts SPI timing to AHB Master request.

SPI Master data should be read and written in formats specified by SPI_SLV, shown as following:

Figure 10-23 SPI_SLV Write Format



Figure 10-24 SPI_SLV Read Format

Cmd(8bit)	Addr(32bit)	Dummy(8/4cycle)	DataO(1byte)	Data1(1byte)	Data
-----------	-------------	-----------------	--------------	--------------	------

SPI_SLV determines the format and operation by parsing the commands, shown in the following table.

Table 10-11 SPI_SLV Commands

Name	Description	Default
Cmd[7:0]	Cmd[7]: value 0:spi write, value 1:spi read Cmd[6]: value 0:addr single i/o, value 1:addr dual i/o cmd[5]: value 0:data single i/o, value 1:data dual i/o cmd[4]: value 0:addr auto increase, value 1:disable addr auto increase cmd[3]:value0:read dummy 8 cycle, value1:read dummy 4 cycle cmd[2]: value1:ahb word transfer cmd[1]: value1: ahb half word transfer cmd[0]: reserved	8'b0000_0000: spi slave write with addr single i/o and data single i/o in the addr auto increasing mode.

Address auto increase does not support ahb word/half word transfer.

SPI_CLK_in supported frequencies:

When read_dummy is 8, SPI_CLK_in frequency <= (1/2)*hclk frequency.

When read_dummy is 4, SPI_CLK_in frequency \leftarrow (1/4)*hclk frequency.

10.9 UART

The SoC embeds UART (Universal Asynchronous Receiver/Transmitter) to implement full-duplex transmission and reception via UART TX and RX interface. Both TX and RX interface are 4-layer FIFO (First In First Out) interface. The SoC Supports 2-channel UART, UARTO and UART1. The maximum baud rate supported by UART is 6 Mbps with main clock of 48MHz + DMA mode.

Hardware flow control is supported via RTS and CTS.

The UART module also supports ISO7816 protocol to enable communication with ISO/IEC 7816 integrated circuit card, especially smart card. In this mode, half-duplex communication (transmission or reception) is supported via the shared 7816_TRX interface.

DS-TLSR9518-E16 144 Ver 1.2.0



Other Device Telink SoC **UART Module** RTS CTS Write RX buffer TX buffer RX TX MCU or DMA ΤX RX TX buffer Read RX buffer CTS RTS **UART Module**

Figure 10-25 UART Communication

As shown in figure above, data to be sent is first written into TX buffer by MCU or DMA, then UART module transmits the data from TX buffer to other device via pin TX. Data to be read from other device is first received via pin RX and sent to RX buffer, then the data is read by MCU or DMA.

If RX buffer of the UART is close to full, the SoC will send a signal (configurable high or low level) via pin RTS to inform other device that it should stop sending data. Similarly, if the SoC receives a signal from pin CTS, it indicates that RX buffer of other device is close to full and the SoC should stop sending data.

UART related registers are listed in tables below.

For UARTO related register, the base address is 0x80140080, for UART1 related register, the base address is 0x801400c0.

Offset R/W Description **Default Value** UART_DATA_BUFO 0x00 R 0x00 Write/read buffer[7:0] UART_DATA_BUF1 0x01 R 0x00 Write/read buffer[15:8] UART_DATA_BUF2 0x02 R 0x00 Write/read buffer[23:16] UART_DATA_BUF3 R 0x00 0x03 Write/read buffer[31:24] UART_CLK_DIV_L Oxff 0x04 RW uart_cli_div[7:0]:uart clk div register UART_CLK_DIV_H uart_cli_div[15:8]: uart_sclk = sclk/ 0x05 RW OxOf (uart_clk_div[14:0]+1)

Table 10-12 UART Related Registers

DS-TLSR9518-E16 145 Ver 1.2.0

uart_clk_div[15]: 1:enable clock divider, 0: disable.



Offset	R/W	Description	Default Value
		UART_CTRLO	
		[3:0] bpwc, bit width, should be larger than 2	
0x06	RW	Baud rate = uart_sclk/(bpwc+1)	OxOf
		[6] rx interrupt enable	
		[7] tx interrupt enable	
		UART_CTRL1	
		[0] cts select, 0: cts_i, 1: cts _i inverter	
		[1] cts enable, 1: enable, 0, disable	
007	DVA	[2] Parity, 1: enable, O:disable	00-
0x07	RW	[3] even Parity or odd	0x0e
		[5:4] stop bit, OO: 1 bit, O1, 1.5bit 1x: 2bits	
		[6] ttl enable	
		[7] uart tx, rx loopback	
		UART_CTRL2	
		[3:0] rts trig level	
0.00	DVA	[4] rts Parity	0 - 5
0x08	RW	[5] rts manual value	Oxa5
		[6] rts manual enable	
		[7] rts enable	
		UART_CTRL3	
0x09	RW	[3:0] rx_irq_trig level	0x44
		[7:4] tx_irq_trig level	
		UART_RXTIMEOUT_O_L	
		r_rxtimeout_o[7:0]:The setting is transfer one bytes	
60x0	RW	need cycles base on uart_clk. For example, if transfer	0xc0
		one bytes (1start bit+8bits data+1 priority bit+2stop bits)	
		total 12 bits, this register setting should be (bpwc+1)*12.	



Offset	R/W	Description	Default Value
		UART_RXTIMEOUT_O_H	
		[1:0] r_rxtimeout_o[9:8]:R_rxtimeout	
		2'b00:rx timeout time is r_rxtimeout[7:0]	
		2'b01:rx timeout time is r_rxtimeout[7:0]*2	
		2'b10:rx timeout time is r_rxtimeout[7:0]*3	
		3'b11: rx timeout time is r_rxtimeout[7:0]*4	
OxOb	RW	R_rxtimeout is for rx dma to decide the end of each	0x01
		transaction. Supposed the interval between each byte in	
		one transaction is very short.	
		[2] mask_rxdone	
		[5] 7816 enable	
		[6] mask_txdone	
		[7] mask_err	
	Volatile	UART_BUFCNT	
0x0c		[3:0] r_buf_cnt	0x00
		[7:4] t_buf_cnt	
		UART_STATUS	
		[2:0] rbcnt	
0x0d	Volatile	[3] irq	0x00
		[6:4] R: wbcnt, W: [6] write 1 to clear rx	
		[7] R: rx_err, W:[7] write 1 to clear tx	
		UART_TXRX_STATUS	
		[O] txdone	
0x0e	Volatile	[1] txbuf_irq	0x00
		[2] rxdone	
		[3] rxbuf_irq	
		UART_STATE	
		[2:0] tx state machine; 0 -idle;1-start;2-byte;3-	
0.01	Volatile	parity;4-stop;5-pop byte	0.00
0x0f		[7:4] rx state machine,W:[7] write 1 to clear txdone; 0 -	0x00
		idle;1-start;2-bit;3-parity;4-stop;5-check parity;6-	
		prepare;7-end bit; 8-lc parity; 9-wait; 10-push	



10.10 USB

The SoC has a full-speed (12 Mbps) USB interface for communicating with other compatible digital devices. The USB interface acts as a USB peripheral, responding to requests from a master host controller. The chip contains internal 1.5 kohm pull up resistor for the DP pin.

Telink USB interface supports the Universal Serial Bus Specification, Revision v2.0 (USB v2.0 Specification).

The chip supports 9 endpoints, including control endpoint 0 and 8 configurable data endpoints. Endpoint 1, 2, 3, 4, 7 and 8 can be configured as input endpoint, while endpoint 5 and 6 can be configured as output endpoint. In audio class application, only endpoint 6 supports iso out mode, while endpoint 7 supports iso in mode. In other applications, each endpoint can be configured as bulk, interrupt and iso mode. For control endpoint 0, the chip's hardware vendor command is configurable.

Optional suspend mode:

- Selectable as USB suspend mode or chip suspend mode, support remote wakeup.
- Current draw in suspend mode complied with USB v2.0 Specification.
- USB pins (DM, DP) can be used as GPIO function in suspend mode.
- Resume and detach detect: Recognize USB device by detecting the voltage on the DP pin with configurable 1.5K pull-up resistor.
- USB pins configurable as wakeup GPIOs.

The USB interface belongs to an independent power domain, and it can be configured to power down independently.

The USB related registers are listed in table below, the base address is 0x80100800.

Table 10-13 USB Related Registers

Offset	R/W	Description	Default Value
0x00	Volatile	EDPOPTR [3:0]: reg_ptr, Endpoint O buffer point	0x00
0x01	Volatile	EDPODAT [7:0]: buff,Endpoint O buffer data access address	0x00
0x02	Volatile	EDPOCT [0]: ack_data, Ack data [1]: stall_data, Stall data [2]: ack_status, Ack status [3]: stall_status, Stall status	0x00

DS-TLSR9518-E16 148 Ver 1.2.0



Offset	R/W	Description	Default Value
0x03	R	EDPOST [3:0]: udc_cnt,number of data transferred [4]: irq_setup, udc_irq_o={irq_setinf,irq_status,irq_data,irq_setup}: setup interrupt flag [5]: irq_data, data interrupt flag [6]: irq_status, status interrupt flag	0x00
0x04	RW	[7]: irq_setinf, set interface interrupt flag EDPOMODE [0]: r_en_sadr, enable auto decoding set_address command [1]: r_en_cfg, enable auto decoding set_config command [2]: r_en_inf, enable auto decoding set_interface command [3]: r_en_sta, enable auto decoding get_status command [4]: r_en_frm, enable auto decoding sync_frame command [5]: r_en_desc, enable auto decoding get_descriptor command [6]: r_en_fea, enable auto decoding set_feature command	Oxff
0x05	RW	[7]: r_en_hw, enable auto decoding standard command USBCT [0]: r_clk_sel_Ouse auto calibrate clock if 1, use system clock if 0 [1]: low_speedlow speed mode if 1; full speed mode if 0 [2]: r_clk_sel_2low jitter mode if 1 [3]: test_modeusb test mode [7:4]: r_clk_sel_o2 for select 48M RC clock; 1 for 400M RC	0x01
0x06	R	CALCYCL [7:0]: r_clk_div_il,r_clk_div_i	0x00
0x07	R	CALCYCH [2:0]: r_clk_div_ih,r_clk_div_i	0x00
0x0a	RW	MDEV [0]: r_mdev, self power 1: self power 0: bus power [1]: suspend_i, USB suspend status read only [2]: wakeup_feature_o, wakeup feature read only [3]: r_vend, r_vnd[0] vendor cmd offset (byte1[7] == r_vnd[0] means vendor cmd) [4]: r_vend_disable,1 for disable vendor cmd	0x00



Offset	R/W	Description	Default Value
OxOb	RW	EDPOSIE [6:0]: sie_adr_i,sie_adr_i[6:0] [7]: r_config	0x00
0x0c	RW	SUSPENDCYC, r_suspenf_cnt	0x18
OxOd	R	INFALT [7:0]: r_infalt, Interface and alternate setting number in last SET_INTERFACE command	0x00
0x0e	RW	EDPS_EN [7:0]: edps_en	Oxff
OxOf	RW	IRQ_MASK [2:0]: r_maskmask[0]: irq_reset; mask[1]:irq_250us; mask[2]:irq_suspend; [4:3]: r_lvllvl[0]:0>irq_reset_edge; 1>usb_reset_i; lvl[1]: 0>irq_250us_edge; 1>usb_250us_i; [5]: irq_reset_oW:Clear usb reset edge interrupted [6]: irq_250us_oW:Clear usb 250us edge interrupted [7]: irq_suspend_oUSB suspend status read only: mask & suspend	0x04
0x10	Volatile	EDPSPTR [7:0]: rd_ptrl	0x00
0x11	Volatile	EDPS1PTR [7:0]: rd_ptrl	0x00
0x12	Volatile	EDPS2PTR [7:0]: rd_ptrl	0x00
0x13	Volatile	EDPS3PTR [7:0]: rd_ptrl	0x00
0x14	Volatile	EDPS4PTR [7:0]: rd_ptrl	0x00
0x15	Volatile	EDPS5PTR [7:0]: rd_ptrl	0x00
0x16	Volatile	EDPS6PTR [7:0]: rd_ptrl	0x00



Offset	R/W	Description	Default Value
0x17	Volatile	EDPS7PTR	0x00
OX17	Volatile	[7:0]: rd_ptrl	OXOU
0x18		EDPSDATA	0x00
OXIO	Volatile	[7:0]: sr_q	OXOO
0x19	Volatile	EDPS1DATA	0x00
OX19	volatile	[7:0]: sr_q	OXOO
0x1a	Volatile	EDPS2DATA	0x00
0.710	Volotile	[7:0]: sr_q	0,00
Ox1b	Volatile	EDPS3DATA	0x00
0.710	Volotile	[7:0]: sr_q	0,00
Ox1c	Volatile	EDPS4DATA	0x00
OXIC	voiatile	[7:0]: sr_q	OXOO
0x1d	Volatile	EDPS5DATA	0x00
0.710	Ox to volatile	[7:0]: sr_q	0,000
0x1e	Volatile	EDPS6DATA	0x00
Oxie	Volotile	[7:0]: sr_q	0.00
Ox1f	Volatile	EDPS7DATA	0x00
OXII	Volotile	[7:0]: sr_q	0,00
		EDPSCT	
		[0]: rd_ack	
0x20	Volatile	[1]: rd_stall	0x00
		[2]: set_dataO, Set DataO	
		[3]: set_data1, Set Data1	
		[7]: edp8_dma_eofLaunch EOF for FIFO mode (W) (no support)	
		EDP1SCT	
		[0]: rd_ack	
0x21	Volatile	[1]: rd_stəll	0x00
		[2]: set_dataO, Set DataO	
		[3]: set_data1, Set Data1	



Offset	R/W	Description	Default Value
		EDP2SCT	
		[0]: rd_ack	
0x22	Volatile	[1]: rd_stall	0x00
		[2]: set_dataO, Set DataO	
		[3]: set_data1, Set Data1	
		EDP3SCT	
		[0]: rd_ack	
0x23	Volatile	[1]: rd_stall	0x00
		[2]: set_data0, Set Data0	
		[3]: set_data1, Set Data1	
		EDP4SCT	
		[O]: rd_ack	
0x24	Volatile	[1]: rd_stall	0x00
		[2]: set_dataO, Set DataO	
		[3]: set_data1, Set Data1	
		EDP5SCT	
		[O]: rd_ack	
0x25	Volatile	[1]: rd_stall	0x00
		[2]: set_dataO, Set DataO	
		[3]: set_data1, Set Data1	
		EDP6SCT	
		[O]: rd_ack,ACK	
		[1]: rd_stall,Stall	
0x26	Volatile	[2]: set_data0, Set Data0	-
		[3]: set_data1, Set Data1	
		[6]: rd_mono_aout,MONO mode	
		[7]: rd_en_aout,Audio ISO out enable	
		EDP7SCT	
		[O]: rd_ack, ACK	
		[1]: rd_stall, Stall	
0x27	Volatile	[2]: set_dataO, Set DataO	-
		[3]: set_data1, Set Data1	
		[6]: rd_mono_ain, MONO mode	
		[7]: rd_en_ain, Audio ISO in enable	



Offset R/W		Description	Default Value
0x28	RW	EDPSADR, rd_adr	0x80
0x29	RW	EDPS1ADR, Endpoint 1 buffer address	0x00
Ox2a	RW	EDPS2ADR, Endpoint 2 buffer address	0x08
0x2b	RW	EDPS3ADR, Endpoint 3 buffer address	0x10
0x2c	RW	EDPS4ADR, Endpoint 4 buffer address	0x40
0x2d	RW	EDPS5ADR, Endpoint 5 buffer address	0xc0
0x2e	RW	EDPS6ADR, Endpoint 6 buffer address	0x20
0x2f	RW	EDPS7ADR, Endpoint 7 buffer address	0x30
0x30	RW	USBRAM [O]: sr_cen,CEN in power down mode [1]: sr_clk,CLK in power down mode [2]: r_ram2,Reserved [3]: wen_i,WEN in power down mode [4]: r_ram4,CEN in function mode	Ox18
0x38	RW	USBSOEnable endpoint ISO mode	0xc0
0x39	RW	USBIRQ [7:0]: r_irq, Endpoint data transfer interrupt	0x00
0x3a	RW	USBMASK,Endpoint interrupt mask	Oxff
0x3b	RW	USBMAXO, Maximum endpoint 8 transfer number	0x10
Ох3с	RW	USBMINO, Minimum threshold to ACK endpoint 8 transfer	0x40
0x3d	RW	USBFIFO [O]:r_fifoO,Endpoint O FIFO mode [1]:fullO, Full flag [2]:r_modeOO [3]:edp8_eof [6:4]:edp8_dma_eof [7]:r_modeO5	-
0x3e	RW	USBMAX [6:0]:max_in, USBMAX*8	0x08
0x3f	Volatile	USBTICK [7:0] r_tick	0x00



11 PWM

The SoC supports 6-channel PWM (Pulse-Width-Modulation) output. Each PWM#n (n=0~5) has its corresponding inverted output at PWM#n_N pin.

11.1 Enable PWM

Register PWM_EN[5:1] and PWM_EN0[0] serves to enable PWM5-PWM0 respectively via writing "1" for the corresponding bits.

11.2 Set PWM Clock

PWM clock derives from system clock. Register PWM_CLKDIV serves to set the frequency dividing factor for PWM clock. Formula below applies:

11.3 PWM Waveform, Polarity and Output Inversion

Each PWM channel has independent counter and 2 status including "Count" and "Remaining". Count and Remaining status form a signal frame.


11.3.1 Waveform of Signal Frame

When PWM#n is enabled, first PWM#n enters Count status and outputs High level signal by default. When PWM#n counter reaches cycles set in register PWM_TCMP#n / PWM_TCMP_FSK_L/PWM_TCMP_FSK_H PWM#n enters Remaining status and outputs Low level till PWM#n cycle time configured in register PWM_TMAX#n / PWM_TMAX_FSK_L / PWM_TMAX_FSK_H expires.

An interruption will be generated at the end of each signal frame if enabled via register PWM_MASK.

The signal frame is shown as following:

Figure 11-1 Signal Frame





11.3.2 Invert PWM Output

PWM#n and PWM#n_N output could be inverted independently via register PWM_CCO and PWM_CC1. When the inversion bit is enabled, waveform of the corresponding PWM channel will be inverted completely.

11.3.3 Polarity for Signal Frame

By default, PWM#n outputs High level at Count status and Low level at Remaining status. When the corresponding polarity bit is enabled via register PWM_CC2[5:0], PWM#n will output Low level at Count status and High level at Remaining status.

PWM output waveform is shown as below.




Figure 11-2 PWM Output Waveform Chart

11.4 PWM Mode

11.4.1 Select PWM Modes

PWMO supports five modes, including Continuous mode (normal mode, default), Counting mode, IR mode, IR FIFO mode, IR DMA FIFO mode.

PWM1~PWM5 only support Continuous mode.

Register PWM_MODE serves to select PWMO mode.

11.4.2 Continuous Mode

PWM0~PWM5 all support Continuous mode. In this mode, PWM#n continuously sends out signal frames. PWM#n should be disabled via PWM_EN/PWN_ENO to stop it; when stopped, the PWM output will turn low immediately.


During Continuous mode, waveform could be changed freely via PWM_TCMP#n and PWM_TMAX#n. New configuration for PWM_TCMP#n and PWM_TMAX#n will take effect in the next signal frame.

DS-TLSR9518-E16 155 Ver 1.2.0



After each signal frame is finished, corresponding PWM cycle done interrupt flag bit (PWM_INT[2:7]) will be automatically set to 1'b1. If the interrupt is enabled by setting PWM_MASKO[2:7] as 1'b1, a frame interruption will be generated. User needs to write 1'b1 to the flag bit to manually clear it.

Figure 11-3 Continuous Mode



11.4.3 Counting Mode


Only PWMO supports Counting mode. PWM_MODE [2:0] should be set as 4b'0001 to select PWMO counting mode.

In this mode, PWMO sends out specified number of signal frames which is defined as a pulse group. The number is configured via register PWM_PNUM.

After each signal frame is finished, PWMO cycle done interrupt flag bit (PWM_INT[2]) will be automatically set to 1'b1. If the interrupt is enabled by setting PWM_MASKO [2] as 1'b1, a frame interruption will be generated. User needs to write 1'b1 to the flag bit to manually clear it.

After a pulse group is finished, PWMO will be disabled automatically, and PWMO pnum interrupt flag bit (PWM_INT [0]) will be automatically set to 1'b1. If the interrupt is enabled by setting PWM_MASKO as 1'b1, a Pnum interruption will be generated. User needs to write 1'b1 to the flag bit to manually clear it.

Counting mode also serves to stop IR mode gracefully.



11.4.4 IR Mode

Only PWMO supports IR mode. PWM_MODE[2:0] should be set as 4b'0011 to select PWMO IR mode.

In this mode, specified number of frames is defined as one pulse group. In contrast to Counting mode where PWMO stops after first pulse group is finished, PWMO will constantly send pulse groups in IR mode.

DS-TLSR9518-E16 156 Ver 1.2.0



During IR mode, PWMO output waveform could also be changed freely via PWM_TCMPO, PWM_TMAXO and PWM_PNUMO. New configuration for PWM_TCMPO, PWM_TMAXO and PWM_PNUMO will take effect in the next pulse group.

To stop IR mode and complete current pulse group, user can switch PWMO from IR mode to Counting mode so that PWMO will stop after current pulse group is finished. If PWMO is disabled directly via PWM_ENO[0], PWMO output will turn Low immediately despite of current pulse group.

After each signal frame/pulse group is finished, PWMO cycle done interrupt flag bit (PWM_INT[2])/PWMO pnum interrupt flag bit (PWM_INT[0]) will be automatically set to 1'b1. A frame interruption/Pnum interruption will be generated.




Figure 11-5 IR Mode (n=0)

11.4.5 IR FIFO Mode

IR FIFO mode is designed to allow IR transmission of long code patterns without the continued intervention of MCU, and it is designed as a selectable working mode on PWMO. The IR carrier frequency is divided down from the system clock and can be configured as any normal IR frequencies, e.g. 36kHz, 38kHz, 40kHz, or 56kHz.

Only PWMO supports IR FIFO mode. PWM_MODE[2:0] should be set as 4b'0111 to select PWMO IR FIFO mode.

An element ("FIFO CFG Data") is defined as basic unit of IR waveform, and written into FIFO. This element consists of 16 bits, including:

- bit[13:0] defines PWM pulse number of current group.
- bit[14] determines duty cycle and period for current PWM pulse group.
 - 0: use configuration of TCMPO and TMAXO;
 - 1: use configuration of PWM_TCMP_FSK_L/PWM_TCMP_FSK_H and PWM_TMAX_FSK_L/PWM_TMAX_FSK_H.
- bit[15] determines whether current PWM pulse group is used as carrier, i.e. whether PWM will output pulse (1) or low level (0).

User should use PWM_RDAT_LO, PWM_RDAT_HO, PWM_RDAT_L1, PWM_RDAT_H1 in 0x7c8-0x7cb to write the 16-bit "FIFO CFG Data" into FIFO by byte or half word or word.

- To write by byte, user should successively write 0x7c8, 0x7c9, 0x7ca and 0x7cb.
- To write by half word, user should successively write 0x7c8 and 0x7ca.
- To write by word, user should write 0x7c8.

DS-TLSR9518-E16 157 Ver 1.2.0



FIFO depth is 8 bytes. User can read the register FIFO_SR in 0x7cd to view FIFO empty/full status and check FIFO data number.




Figure 11-6 IR Format Examples

When "FIFO CFG Data" is configured in FIFO and PWMO is enabled via PWM_ENO[0], the configured waveforms will be output from PWMO in sequence. As long as FIFO doesn't overflow, user can continue to add waveforms during IR waveforms sending process, and long IR code that exceeds the FIFO depth can be implemented this way. After all waveforms are sent, FIFO becomes empty, PWMO will be disabled automatically.

The FIFO_CLR register serves to clear data in FIFO. Writing 1'b1 to this register will clear all data in the FIFO. Note that the FIFO can only be cleared when not in active transmission.

11.4.6 IR DMA FIFO Mode

The IR DMA FIFO mode is designed to allow IR transmission of long code patterns without occupation of MCU, and it is designed as a selectable working mode on PWMO. The IR carrier frequency is divided down from the system clock and can be configured as any normal IR frequencies, e.g. 36 kHz, 38 kHz, 40 kHz, or 56 kHz.

Only PWMO supports IR DMA FIFO mode.PWM_MODE[3:0] should be set as 4b'1111 to select PWMO IR DMA FIFO mode.

This mode is similar to IR FIFO mode, except that "FIFO CFG Data" is written into FIFO by DMA instead of MCU. User should write the configuration of "FIFO CFG Data" into RAM, and then enable DMA channel 5. DMA will automatically write the configuration into FIFO.

DS-TLSR9518-E16 158 Ver 1.2.0

0x00



NOTE: In this mode, when DMA channel 5 is enabled, PWM will automatically output configured waveform, without the need to manually enable PWMO via PWM_ENO (i.e. PWM_ENO[O] will be set as 1'b1 automatically).

11.5 PWM Interrupt

There are 9 interrupt sources from PWM function.

After each signal frame, PWM#n (n = $0 \sim 5$) will generate a frame-done IRQ (Interrupt Request) signal.

In Counting mode and IR mode, PWMO will generate a Pnum IRQ signal after completing a pulse group.

In IR FIFO mode, PWMO will generate a FIFO mode count IRQ signal when the FIFO_NUM value is less than the FIFO_NUM_LVL, and will generate a FIFO mode stop IRQ signal after FIFO becomes empty.

In IR DMA FIFO mode, PWMO will generate an IR waveform send done IRQ signal, after DMA has sent all configuration data, FIFO becomes empty and final waveform is sent.

To enable PWM interrupt, the total enabling bit "irq_pwm" should be set as 1'b1. To enable various PWM interrupt sources, PWM_MASKO and PWM_MASK1 should be set as 1'b1 correspondingly.

Interrupt status can be cleared via register PWM_INTO and PWM_INT1.

PWM_CC1

invert PWM_INV output

RW

11.6 Register Description

0x05

PWM related registers are listed as following. The base address for below registers is 0x80140400.

Offset R/W **Default Value** Description PWM_EN 0x00 0x00 W pwm[5:1] enable PWM_ENO 0x01 W 0x00 pwm0 enable 0x02 RW PWM_CLKDIV 0x00 PWM_MODE [0]:crun_o 0x03 RW 0x00 [1]:catch_o [2]:fifio_mode_en PWM_CC0 0x04 RW 0x00 invert PWM output

Table 11-1 PWM Registers



Offset	R/W	Description	Default Value
0x06	RW	PWM_CC2 PWM pola	0x00
0x07	RW	MODE32K	0x00
0x14	RW	PWM_TCMPO_L tcmpb0[7:0] bits 7-0 of PWMO's high time or low time	0x00
0x15	RW	PWM_TCMPO_H tcmpb0[15:8] bits 15-8 of PWMO's high time or low time	0x00
0x16	RW	PWM_TMAXO_L tmaxb0[7:0] bits 7-0 of PWM0's cycle time	0x00
0x17	RW	PWM_TMAXO_H tmaxb0[15:8] bits 15-8 of PWM0's cycle time	0x00
0x18	RW	PWM_TCMP1_L tcmpb1_o[7:0] bits 7-0 of PWM1's high time or low time	0x00
0x19	RW	PWM_TCMP1_H tcmpb1_o[15:8] bits 15-8 of PWM1's high time or low time	0x00
Ox1a	RW	PWM_TMAX1_L tmaxb1_o[7:0] bits 7-0 of PWM1's cycle time	0x00
Ox1b	RW	PWM_TMAX1_H tmaxb1_o[15:8] bits 15-8 of PWM1's cycle time	0x00
Ox1c	RW	PWM_TCMP2_L tcmpb2_o[7:0] bits 7-0 of PWM2's high time or low time	0x00
0x1d	RW	PWM_TCMP2_H tcmpb2_o[15:8] bits 15-8 of PWM2's high time or low time	0x00
Ox1e	RW	PWM_TMAX2_L tmaxb2_o[7:0] bits 7-0 of PWM2's cycle time	0x00
Ox1f	RW	PWM_TMAX2_H tmaxb2_o[15:8] bits 15-8 of PWM2's cycle time	0x00
0x20	RW	PWM_TCMP3_L tcmpb3_o[7:0] bits 7-0 of PWM3's high time or low time	0x00
0x21	RW	PWM_TCMP3_H tcmpb3_o[15:8] bits 15-8 of PWM3's high time or low time	0x00



Offset	R/W	Description	Default Value
0x22	RW	PWM_TMAX3_L tmaxb3_o[7:0] bits 7-0 of PWM3's cycle time	0x00
0x23	RW	PWM_TMAX3_H tmaxb3_o[15:8] bits 15-8 of PWM3's cycle time	0x00
0x24	RW	PWM_TCMP4_L tcmpb4_o[7:0] bits 7-0 of PWM4's high time or low time	0x00
0x25	RW	PWM_TCMP4_H tcmpb4_o[15:8] bits 15-8 of PWM4's high time or low time	0x00
0x26	RW	PWM_TMAX4_L tmaxb4_o[7:0] bits 7-0 of PWM4's cycle time	0x00
0x27	RW	PWM_TMAXB4_H tmaxb4_o[15:8] bits 15-8 of PWM4's cycle time	0x00
0x28	RW	PWM_TCMP5_L tcmpb5_o[7:0] bits 7-0 of PWM5's high time or low time	0x00
0x29	RW	PWM_TCMP5_H tcmpb5_o[15:8] bits 15-8 of PWM5's high time or low time	0x00
Ox2a	RW	PWM_TMAX5_L tmaxb5_o[7:0] bits 7-0 of PWM5's cycle time	0x00
0x2b	RW	PWM_TMAX5_H tmaxb5_o[15:8] bits 15-8 of PWM5's cycle time	0x00
0x2c	RW	PWM_PNUM_L pnumb[7:0]	0x00
0x2d	RW	PWM_PNUM_H pnumb[13:8]	0x00
0x30	RW	PWM_MASK [0]:mask_pwm [1]:mask_fifo [7:2]:mask	0x00



Offset R/W		et R/W Description		
0x31	Volatile	PWM_INT [0]: int_pwm,count model interrupt flag [1]: int_fifo_done,int_fifo_done [7:2]: int_flag,w1c too, int_flag[5:0]	0x00	
0x32	RW	PWM_MASK_LVL [O]: mask_lvl	0x00	
0x33	Volatile	PWM_INT_LVL [O]: int_lvl, volatile + w1c	0x00	
0x34	Volatile	PWM_CNTO_L compcntO_i[7:0] PWM 0 cnt value	0x00	
0x35	Volatile	PWM_CNTO_H compcntO_i[15:8] PWM 0 cnt value	0x00	
0x36	Volatile	PWM_CNT1_L compcnt1_i[7:0] PWM 1 cnt value	0x00	
0x37	Volatile	PWM_CNT1_H compcnt1_i[15:8] PWM 1 cnt value	0x00	
0x38	Volatile	PWM_CNT2_L compcnt2_i[7:0] PWM 2 cnt value	0x00	
0x39	Volatile	PWM_CNT2_H compcnt2_i[15:8] PWM 2 cnt value	0x00	
ОхЗа	Volatile	PWM_CNT3_L compcnt3_i[7:0] PWM 3 cnt value	0x00	
0x3b	Volatile	PWM_CNT3_H compcnt3_i[15:8] PWM 3 cnt value	0x00	
ОхЗс	Volatile	PWM_CNT4_L compcnt4_i[7:0] PWM 4 cnt value	0x00	
0x3d	Volatile	PWM_CNT4_H /olatile compcnt4_i[15:8] PWM 4 cnt value		
Ox3e Volatile		PWM_CNT5_L compcnt5_i[7:0] PWM 5 cnt value	0x00	



Offset R/W		Description	Default Value	
Ox3f	Volatile	PWM_CNT5_H compcnt5_i[15:8] PWM 5 cnt value	0x00	
0x40	R	PWM_NCNT_L numcnt_i[7:0]	0x00	
0x41	R	PWM_NCNT_H numcnt_i[13:8]	0x00	
0x44	RW	PWM_TCMP_FSK_L tcmp_fsk[7:0]	0x00	
0x45	RW	PWM_TCMP_FSK_H tcmp_fsk[15:8]	0x00	
0x46	RW	PWM_TMAX_FSK_L tmaxb_fsk[7:0]	0x00	
0x47	RW	PWM_TMAX_FSK_H tmaxb_fsk[15:8]	0x00	
0x48	R	PWM_RDAT_L0 tx_rdat0[7:0]	0x00	
0x49	R	PWM_RDAT_HO [5:0]: tx_dat_num0_h [6]: fsk_sel0 [7]: carryb0	0x00	
0x4a	R	PWM_RDAT_L1 tx_dat_num1_I	0x00	
Ox4b	R	PWM_RDAT_H1 [5:0]: tx_dat_num1_h [6]: fsk_sel1 [7]: carryb1	0x00	
0x4c	RW	PWM_FIFO_LVL [3:0]: fifo_lvl	0x00	
0x4d	PWM_TX_CTRL [3:0]: tx_buf_cnt [4]: tx_empty [5]: tx_full		0x10	



Offset	R/W	Description	Default Value
0x4e	W	CLR_TXFIFO clear: write 1; normal (default): write 0	0x00



12 Manchester Decoder (MDEC)

The SoC integrates one Manchester Decoder (MDEC). The MDEC is designed to decode the input Manchester code, data after Manchester coding, into binary data.

12.1 Frame Format

The MDEC's input sequence includes a Carrier signal, a Start flag, a 39-bit mdec_data filed (mdec_data[38:0]), and an End flag.

- Carrier signal duration should be no less than 3ms.
- Support duty cycle of 50%~90%.
- Period for each bit is 408us.
- The Start flag is Manchester code 1, a positive edge from low level to high level.
- The End flag is Manchester code O, a negative edge from high level to low level.

The frame format is shown as following:

Figure 12-1 Frame Format




12.2 Function Description

12.2.1 Block Diagram

Function block diagram is shown below:

Figure 12-2 MDEC Function Block Diagram



As shown in figure above, the MDEC uses 32kHz clock, and it mainly embeds a finite State machine, three counters, and a Shift Register to implement its function, including:

Finite State Machine: It includes Idle state, Carrier state, Start state, Data state, and End state.

DS-TLSR9518-E16 165 Ver 1.2.0



- count_carrier: This counter serves to detect carrier signal in Idle state. When a carrier signal is detected, the MDEC's state machine enters Start state.
- count_32k: After entering Start state, this counter serves to calculate the interval between two adjacent positive edges, so as to judge the input data.
- count_bit: This counter serves to record the number of bits that have been decoded, so as to judge
 whether data decoding
- of a frame is finished. When the bit number reaches 39, it indicates decoding is finished.
- Shift Register: This register serves to store binary data after decoding.

12.2.2 Reset MDEC

The analog register afe_0x53 bit[7] serves to reset the MDEC module. To use the MDEC, it's needed to set this bit as 1'b0.

12.2.3 Select Input Channel

User can input the Manchester code from specific GPIO pin into the MDEC.

The analog register afe_0x53 bits[4:0] serves to select PA[0], PB[7], PC[4], PD[0] and PE[0] as input channel, respectively.

12.2.4 Read Result Data

Data after decoding, mdec_data[38:0], are available in the Shift Register, i.e. the analog registers afe_0x6a~afe_0x6e.

After data decoding of a frame is finished, if the 4-bit mdec_data[38:35] in the analog register afe_0x69[7:4]) is consistent with the mdec_match_value written in the analog register afe_0x54[3:0], a MCU wakeup signal will be generated.

12.3 Register Description

MDEC related register are listed in table below.

Table 12-1 MDEC Related Registers

Address	R/W	Description	Default Value
afe_Ox53	R/W	[4:0]: mdec_sel [0]: PA[0] as mdec input [1]: PB[7] as mdec input [2]: PC[4] as mdec input [3]: PD[0] as mdec input [4]: PE[0] as mdec input [5:6]: rsvd [7]: Mdec_rst,reset mdec module:1, reset enable,0: reset disable	-



Address	R/W	Description	Default Value
afe_0x54	R/W	MDEC ctrl bit [3:0]: Manchester decoder control bit field value	0x0010
afe_0x6a	R	mdec_rcv_data[38:32] [2:0]: mdec_rcv_data[34:32] [3]: rsvd [7:4]: mdec_rcv_data[38:35]	-
afe_0x6b	R	mdec_rcv_data[31:24] [7:0]: mdec_rcv_data[31:24]	-
afe_0x6c	R	mdec_rcv_data[23:16] [7:0]: mdec_rcv_data[23:16]	-
afe_0x6d	R	mdec_rcv_data[15:8] [7:0]: mdec_rcv_data[15:8]	-
afe_0x6e	R	mdec_rcv_data[7:0] [7:0]: mdec_rcv_data[7:0]	-



13 SAR ADC

The SoC integrates one SAR ADC module, which can be used to sample analog input signals such as battery voltage and temperature sensor.

The diagram of SAR ADC module is shown in figure below.

afe_0xec<6> afe_0xf3<0> Differential Not_sample_ adc en diff mode adcdat 1 0x1 Set as 0 to read PB[0] $0x^2$ adc dat PB[1] adc_ain_p 0x3 PB[2] positive input afe_0xeb<7:4> 0x4 ADC PB[3] adc_dat 0x5 PB[4] [15:0] 0x6 PB[5] 0x7 PB[6] negative input 0x8 PB[7] adc_ain_n 0x9 afe 0xeb<3:0> {afe_0xf8, afe_0xf7} PD[0] 0xa PD[1]

Figure 13-1 Diagram of ADC

13.1 Power On/Down

The SAR ADC is disabled by default. To power on the ADC, the analog register adc_pd (afe_0xfc<5>) should be set as 1'b0.

13.2 ADC Clock

ADC clock is derived from external 24 MHz crystal source, with frequency dividing factor configurable via the analog register adc_clk_div (afe_0xf4<2:0>).

ADC clock frequency (marked as F_{ADC_clk}) = 24MHz/(adc_clk_div+1)

13.3 ADC Control in Auto Mode

13.3.1 Set Max State and Enable Channel

The SAR ADC supports Misc channel which consists of one "Set" state and one "Capture" state.

- The analog register r_max_scnt (afe_0xf2<5:4>) serves to set the max state index. As shown below, the r_max_scnt should be set as 0x02.
- The Misc channel can be enabled via r_en_misc (afe_0xf2<2>).

13.3.2 "Set" State

The length of "Set" state for the Misc channel is configurable via the analog register r_max_s (afe_0xf1<3:0>). "Set" state duration (marked as T_{sd}) = r_max_s / 24MHz.

DS-TLSR9518-E16 168 Ver 1.2.0



Each "Set" state serves to set ADC control signals for the Misc channel via corresponding analog registers, including:

- adc_en_diff: afe_0xec<6>. MUST set as 1'b1 to select differential input mode.
- adc_ain_p: afe_0xeb<7:4>. Select positive input in differential mode.
- adc_ain_n: afe_0xeb<3:0>. Select negative input in differential mode.
- adc_vref: afe_0xea<1:0>. Set reference voltage V_{REF}. ADC maximum input range is determined by the ADC reference voltage.
- adc_sel_ai_scale: afe_0xfa<7:6>. Set scaling factor for ADC analog input as 1 (default), or 1/8.

By setting this scaling factor, ADC maximum input range can be extended based on the V_{REF} .

For example, suppose the V_{REF} is set as 1.2V:

Since the scaling factor is 1 by default, the ADC maximum input range should be 0-1.2V (negative input is GND) / -1.2V-+1.2V (negative input is ADC GPIO pin).

If the scaling factor is set as 1/8, in theory ADC maximum input range should change to 0~9.6V (negative input is GND) / -9.6V~+9.6V (negative input is ADC GPIO pin). But limited by input voltage of the chip's PAD, the actual range is narrower.

• adc_res: afe_0xec<1:0>. Set resolution as 8/10/12/14 bits.

ADC data is always 16-bit format no matter what the resolution is set. For example, 14 bits resolution indicates ADC data consists of 14-bit valid data and 2-bit sign extension bit.

• adc_tsamp: afe_0xee<3:0>. Set sampling time which determines the speed to stabilize input signals.

Sampling time (marked as T_{samp}) = adc_tsamp / $F_{ADC, clk}$.

The lower sampling cycle, the shorter ADC convert time.

13.3.3 "Capture" State

For the Misc channel, at the beginning of its "Capture" state, a "run" signal is issued automatically to start an ADC sampling and conversion process; at the end of "Capture" state, ADC output data is captured.

• The length of "Capture" state is configurable via the analog register r_max_mc[9:0] (afe_0xf1<7:6>, afe_0xef<7:0>).

"Capture" state duration for Misc channel (marked as T_{cd}) = r_max_mc / 24MHz.

- The "VLD" bit (afe_Oxf6<0>) will be set as 1'b1 at the end of "Capture" state to indicate the ADC data
 is valid, and this flag bit will be cleared automatically.
- The 16-bit ADC output data can be read from the analog register adc_dat[15:0] (afe_0xf8<7:0>, afe_0xf7<7:0>) while the afe_0xf3<0> is set as 1'b0 (default). If the afe_0xf3<0> is set as 1'b1, the data in the afe_0xf8 and afe_0xf7 won't be updated.

NOTE: The total duration " T_{td} ", which is the sum of the length of "Set" state and "Capture" state, determines the sampling rate. Sampling frequency (marked as F_s) = $1/T_{td}$

13.3.4 Usage Case with Detailed Register Setting

This case introduces the register setting details for Misc channel sampling.

DS-TLSR9518-E16 169 Ver 1.2.0



In this case, afe_0xf2<2> should be set as 1'b1, so as to enable the Misc channel, while the max state index should be set as "2" by setting afe_0xf2<5:4> as 0x2.

The total duration (marked as T_{td}) = (1*r_max_s+1*r_max_mc) / 24MHz.

Table 13-1 Overall Register Setting

Function	Register Setting
Power on the ADC	afe_0xfc<5> = 1'b0
Set F _{ADC_clk} (ADC clock frequency) as 4MHz	afe_0xf4<2:0> = 5 $F_{ADC_clk} = 24MHz/(5+1) = 4 MHz$
Enable the Misc channel	afe_0xf2<2> = 1'b1
Set the max state index as "2"	afe_0xf2<5:4> = 2b'10
Set T _{sd} ("Set" state duration)	əfe_0xf1<3:0> = 10 T _{sd} = r_məx_s/24 MHz = 10/24 MHz = 0.417 μs
Set T _{cd} ("Capture" state duration)	afe_0xf1<7:6> = 1, afe_0xef<7:0> = 0xea $T_{cd} = r_max_mc[9:0]/24 \text{ MHz} = 490/24 \text{ MHz} = 20.417 \mu \text{s}$
T _{td} (total duration)	T _{td} = (1*r_max_s+1*r_max_mc) / 24 MHz = 500/24 MHz = 20.83 μs
F _s (Sampling frequency)	F _s = 1 / T _{td} = 24 MHz/500 = 48 kHz
Set differential input	afe_0xec<6> = 1
Set input channel	afe_Oxeb = Ox56 Select PB[4] as positive input and PB[5] as negative input
Set reference voltage V _{REF}	afe_0xea<1:0> = 2 V _{REF} =1.2V
Set scaling factor for ADC analog input	afe_Oxfa<7:6> = 0 scaling factor: 1 ADC maximum input range: -1.2V ~ +1.2V
Set resolution	afe_0xec<1:0> = 3 resolution: 14 bits
Set T _{samp} (determines the speed to stabilize input before sampling)	afe_0xee<3:0> = 3 $T_{samp} = adc_tsamp / F_{ADC_clk} = 12/4 \text{ MHz} = 3 \mu \text{s}$



13.4 Battery Voltage Sampling

The SoC use GPIO input for battery voltage sampling, by setting register afe_0xeb<7:4>, user can choose which GPIO port to use. Register afe_0xeb<3:0> should be set to 0xf.

13.5 Register Table

Table 13-2 SAR ADC Registers

Address	Default Value	Description
		Select V _{REF} for Misc channel
		OxO: rsvd
afe_0xea<1:0>	00	0x1: 0.9V
		0x2: 1.2V
		Ox3: rsvd
afe_0xea<7:2>	-	rsvd
		Select negative input for Misc channel:
		OxO: No input
		Ox1: B[0]
		Ox2: B[1]
		Ox3: B[2]
		Ox4: B[3]
		Ox5: B[4]
		Ox6: B[5]
afe_0xeb<3:0>	0000	Ox7: B[6]
		Ox8: B[7]
		Ox9: D[O]
		Oxa: D[1]
		Oxb: rsvd
		Oxc: rsvd
		Oxd: old tempsensor_n (Temperature sensor negative output)
		Oxe:new tempsensor_n (Temperature sensor negative output)
		Oxf: Ground

DS-TLSR9518-E16 171 Ver 1.2.0



Address	Default Value	Description
		Select positive input for Misc channel:
		OxO: No input
		Ox1: B[0]
		Ox2: B[1]
		Ox3: B[2]
		Ox4: B[3]
		Ox5: B[4]
		Ox6: B[5]
afe_0xeb<7:4>	0000	Ox7: B[6]
		Ox8: B[7]
		0x9: D[0]
		Oxa: D[1]
		Oxb: rsvd
		Oxc: rsvd
		Oxd:old tempsensor_p (Temperature sensor positive output)
		Oxe: new tempsensor_n (Temperature sensor negative output)
		Oxf: vbat
		Set resolution for Misc channel
		OxO: 8bits
afe_0xec<1:0>	11	Ox1: 10bits
		Ox2: 12bits
		Ox3: 14bits
afe_0xec<5:2>	-	rsvd
		Select input mode for Misc channel.
afe_0xec<6>	0	O: rsvd
		1: differential mode
afe_0xec<7>	-	rsvd
		Number of ADC clock cycles in sampling phase for Misc channel to
		stabilize the input before sampling:
		0x0: 3 cycles
afe_0xee<3:0>	0000	Ox1: 6 cycles
		Ox2: 9 cycles
		0x3: 12 cycles
		Oxf: 48 cycles



Address	Default Value	Description
afe_0xef<7:0>	-	r may mel@.Olserves to set leasth of "conture" state for Miss
afe_0xf0<7:0>	-	r_max_mc[9:0]serves to set length of "capture" state for Misc channel.
afe_0xf1<3:0>	-	r_max_s serves to set length of "set" state for Misc channel.
afe_0xf1<5:4>	-	Note: State length indicates number of 24M clock cycles occupied
afe_0xf1<7:6>	-	by the state.
afe_0xf2<0>	-	rsvd
afe_0xf2<1>	-	rsvd
afe_0xf2<2>	-	Enable Misc channel sampling. 1: enable
afe_0xf2<3>	0	O: enable write to core
OIE_OXIZ \J>	Ü	1: disable write to core
afe_0xf2<5:4>	00	Set total length for sampling state machine (i.e. max state index)
afe_0xf2<7>	-	rsvd
afe_0xf3<0>	0	O: sample ADC data to afe_Oxf8 and afe_Oxf7
SIE_OXID <o></o>		1: not sample ADC data to afe_Oxf8 and afe_Oxf7
əfe_0xf3<7:2>	-	rsvd
afe_0xf4<2:0>	011	ADC clock (derive from external 24M crystal)
		ADC clock frequency = 24M/(adc_clk_div+1)
afe_0xf4<7:3>-	-	rsvd
afe_0xf5<7:0>	-	rsvd
		[0]: vld, ADC data valid status bit (This bit will be set as 1 at the
afe_0xf6<0>	-	end of capture state to indicate the ADC data is valid, and will be
		cleared when set state starts.)
afe_0xf6<7:1>	-	rsvd
afe_0xf7<7:0>		Read only
5.6_5%, 57.67		[7:0]: Misc adc dat[7:0]
afe_0xf8<7:0>		Read only
516_0X10<7.02		[7:0]: Misc adc_dat[15:8]
afe_0xf9<1:0>	-	rsvd



Address	Default Value	Description
afe_0xf9<3:2>	00	Vbat divider select
		sel_vbatdiv[1:0] Vbatdiv
		OxO OFF
		Ox1 VBAT/4
		Ox2 VBAT/3
		Ox3 rsvd
afe_0xf9<5:4>	00	rsvd
afe_0xf9<7:6>	-	rsvd
	0	Comparator preamp bias current trimming
afe_0xfa<1:0>		itrim_preamp[1:0] Ibias
		0x0 75%
SIE_OXIOCT.O>		0x1 100%
		Ox2 125%
		Ox3 150%
		Vref buffer bias current trimming of
	O	itrim_vrefbuf[1:0] Ibias
afe_0xfa<3:2>		0x0 75%
ore_Oxid<5.22		0x1 100%
		0x2 125%
		0x3 150%
	0	Vref buffer bias current trimming of
		itrim_vcmbuf[1:0] Ibias
afe_0xfa<5:4>		0x0 75%
ale_Uxla<5:4>		Ox1 100%
		0x2 125%
		Ox3 150%
	0	Analog input pre-scaling select
		sel_ai_scale[1:0]: scaling factor
afe_Oxfa<7:6>		0x0: 1
		Ox1: rsvd
		Ox2: rsvd Ox3: 1/8
ofo Ovfo 44	0	
afe_0xfc<4>	0	rsvd



Address	Default Value	Description
afe_Oxfc<5>	1	Power down ADC
		1: Power down
		0: Power up



14 Temperature Sensor

The SoC integrates a temperature sensor and it's used in combination with the SAR ADC to detect real-time temperature.

The temperature sensor is disabled by default. The analog register afe_0x06<2> should be set as 1'b0 to enable the temperature sensor.

Address	R/W	Description	Default Value
		[0]: Power down of temp sensor:	
afe_0x06	R/W	1: Power down	Ox1
		0: Power up	

Table 14-1 Analog Register for Temperature Sensor

The temperature sensor embeds a PNP transistor. It takes the real-time temperature (T) as input, and outputs voltage drop (V_{EB}) signals of PNP transistor as positive and negative output respectively.

Real-time temperature T

VEB

VEB

Negative output VB

Temperature Sensor

Figure 14-1 Block Diagram of Temperature Sensor

The voltage drop V_{EB} signals is determined by the real-time temperature T, as shown below:

$$V_{EB} = 884mV - 1.4286mV/^{\circ}C * (T - (-40^{\circ}C))$$

= $884mV - 1.4286mV/^{\circ}C * (T + 40^{\circ}C)$

In this formula, "884mV" indicates the value of V_{EB} at the temperature of -40 °C.

To detect the temperature, the positive and negative output of the temperature sensor should be enabled as the input channels of the SAR ADC. The ADC will convert the V_{EB} signals into digital signal.

The ADC should be configured as differential mode, and the positive and negative output of the temperature sensor should be configured as differential input of the ADC. The ADC should initiate one operation and obtain one output signal (ADCOUT); therefore,

$$V_{EB} = \frac{ADCOUT}{2^{N}-1} * V_{REF}$$

In the formula, "N" and "V_{REF}" indicate the selected resolution and reference voltage of the SAR ADC.

Then the real-time temperature T can be calculated according to the V_{EB} .



15 Low Power Comparator

The SoC embeds a low power comparator. This comparator takes two inputs: input derived from external PortB (PB[1]~PB[7]), and reference input derived from internal reference, PB[0], PB[3], or float.

By comparing the input voltage multiplied by selected scaling coefficient with reference input voltage, the low power comparator will output high or low level accordingly.




Figure 15-1 Block Diagram of Low Power Comparator

15.1 Power On/Down

The low power comparator is powered down by default.

The analog register afe_0x06<1> serves to control power state of the low power comparator: By clearing this bit, this comparator will be powered on; by setting this bit to 1'b1, this comparator will be powered down.

To use the low power comparator, first set afe $_0x06<1>$ as 1'b0, then the 32K RC clock source is enabled as the comparator clock.

15.2 Select Input Channel

Input channel is selectable from the PortB (PB[1] ~ PB[7]) via the analog register afe_0x0d<2:0>.

15.3 Select Mode and Input Channel for Reference

Generally, it's needed to clear both the afe_0x0b<3> and afe_0x0d<7> to select the normal mode. In normal mode, the internal reference is derived from UVLO and has higher accuracy, but current bias is larger (10 μ A);

DS-TLSR9518-E16 177 Ver 1.2.0



reference voltage input channel is selectable from internal reference of 974 mV, 923 mV, 872 mV and 820 mV, as well as PB[0], PB[3], and float.

To select the low power mode, both the afe_0x0b<3> and afe_0x0d<7> should be set as 1'b1. In low power mode, the internal reference is derived from Bandgap and has lower accuracy, but current bias is decreased to 50 nA; reference voltage input channel is selectable from internal reference of 964 mV, 913 mV, 862 mV and 810 mV, as well as PB[0], PB[3], and float.

15.4 Select Scaling Coefficient

Equivalent reference voltage equals the selected reference input voltage divided by scaling coefficient.

The analog register afe_0x0b<5:4> serves to select one of the four scaling options: 25%, 50%, 75% and 100%.

15.5 Low Power Comparator Output

The low power comparator output is determined by the comparison result of the value of [input voltage *scaling] and reference voltage input. The comparison principle is shown as below:

- If the value of [input voltage *scaling] is larger than reference voltage input, the output will be low
 ("0").
- If the value of [input voltage *scaling] is lower than reference voltage input, the output will be high
 ("1").
- If the value of [input voltage *scaling] equals reference voltage input, or input channel is selected as float, the output will be uncertain.

User can read the output of the low power comparator via the analog register afe_0x88<6>.

The output of the low power comparator can be used as signal to wakeup system from low power modes.

15.6 Register Description

Table 15-1 Analog Register Related to Low Power Comparator

Address	Description	Default Value
afe_0x06<1>	Power on/down low power comparator: 0: Power up 1: Power down	1
afe_0x0b<3>	Reference mode select: 0: Normal mode (current bias 10 µA) 1: Low power mode (current bias 50 nA) See afe_0x0d<7>.	1

DS-TLSR9518-E16 178 Ver 1.2.0



Address	Description	Default Value
	Reference voltage scaling:	
	00: 25%	
afe_0x0b<5:4>	01: 50%	01
	10: 75%	
	11: 100%	
	Input Channel select:	
	000: B[0]	
	OO1: B[1]	
	O10: B[2]	
afe_0x0d<2:0>	O11: B[3]	000
	100: B[4]	
	101: B[5]	
	110: B[6]	
	111: B[7]	
afe_0x0d<3>	Reserved	0
	Reference select:	
	Normal mode Low power mode	
	000: Float 000: Float	
	001: 974 mV 001: 964 mV	
afe_0x0d<6:4>	010: 923 mV 010: 913 mV	000
81E_0X00<0.4>	O11: 872 mV O11: 862 mV	000
	100: 820 mV 100: 810 mV	
	101: B[0] 101: B[0]	
	110: B[3] 110: B[3]	
	111: Float 111: Float	
	Enable or disable 10 µA current bias:	
afe_0x0d<7>	0: Enable 10 μA current bias	1
	1: Disable 10 µA current bias	



16 AES

The SoC embeds AES module with encryption and decryption function. The input 128-bit plaintext in combination of key is converted into the final output ciphertext via encryption; the 128-bit ciphertext in combination of key can also be converted into 128-bit plaintext via decryption.

Software stores the block to encrypt, at AESPTR address in the SRAM. The block size to encrypt is always considered to equal 128-bit. Software defines the input key setting its value in AESKEY<> registers. Once the settings done, Software starts AES-128 use by writing a 1 in AES_START. On normal termination, the Software receives a crypt_irq. When the process ends the Software can find encrypted data at AESPTR+16 address as shown in figure below (considering byte address memory).




Figure 16-1 AES Address

AES related registers are listed as following. The base address for below registers is 0x80160000.

Table 16-1 AES Registers

Address Offset	Туре	Description	Reset Value
0xb0	R/W	AESCNTL, [0] AES_START, [1] AES_MODE	0x00
0xb4	R/W	[7:0] AESKEY31_00, AES encryption 128-bit key. Bit 7 down to 0	0x00
Oxb5	R/W	[7:0] AESKEY31_01, AES encryption 128-bit key. Bit 15 down to 8	0x00
0xb6	R/W	[7:0] AESKEY31_02, AES encryption 128-bit key. Bit 23 down to 16	0x00
0xb7	R/W	[7:0] AESKEY31_03, AES encryption 128-bit key. Bit 31 down to 24	0x00

DS-TLSR9518-E16 180 Ver 1.2.0



Address Offset	Туре	e Description			
0xb8	R/W	[7:0] AESKEY63_32_0, AES encryption 128-bit key. Bit 39 down to 32	0x00		
0xb9	R/W	[7:0] AESKEY63_32_1, AES encryption 128-bit key. Bit 47 down to 40	0x00		
Oxba	R/W	[7:0] AESKEY63_32_2, AES encryption 128-bit key. Bit 55 down to 48	0x00		
Oxbb	R/W	[7:0] AESKEY63_32_3, AES encryption 128-bit key. Bit 63 down to 56	0x00		
Oxbc	R/W	[7:0] AESKEY95_64_0, AES encryption 128-bit key. Bit 71 down to 64	0x00		
Oxbd	R/W	[7:0] AESKEY95_64_1, AES encryption 128-bit key. Bit 79 down to 72	0x00		
Oxbe	R/W	[7:0] AESKEY95_64_2, AES encryption 128-bit key. Bit 87 down to 80	0x00		
Oxbf	R/W	[7:0] AESKEY95_64_3, AES encryption 128-bit key. Bit 95 down to 88	0x00		
0xc0	R/W	[7:0] AESKEY127_96_0, AES encryption 128-bit key. Bit 103 down to 96	0x00		
Oxc1	R/W	[7:0] AESKEY127_96_1, AES encryption 128-bit key. Bit 111 down to 104	0x00		
0xc2	R/W	[7:0] AESKEY127_96_2, AES encryption 128-bit key. Bit 117 down to 112	0x00		
0xc3	R/W	[7:0] AESKEY127_96_3, AES encryption 128-bit key. Bit 127 down to 118	0x00		
0xc4	R/W	[7:0] AESPTRO, Pointer to the memory zone where the block to cipher using AES-128 is stored.	0x00		
0xc5	R/W	[7:0] AESPTR1	0x00		



17 Public Key Engine (PKE)

The SoC embeds Public Key Engine Standard Performance acceleration module and this section describes its function and use.

17.1 Calculation Model Overview

Public Key Engine (PKE) is specifically designed to accelerate large digital-to-analog operations in public key cryptographic operations. PKE SP-ECC is a version optimized for the elliptic curve algorithm. In this version, the following features are available.

- Support different bit width ECC (prime field): 192, 256 bits
- Support curve parameters: NIST p192, NIST p256, X25519, EdDSA

17.2 Function Description

17.2.1 Module Description

There are a large number of large digital-to-analog operations in public key cryptographic operations. PKE is designed to accelerate large digital-to-analog operations involved in RSA and Elliptic Curve Cryptography (ECC) operations in public key cryptography. Recently PKE can directly complete modular exponentiation in RSA and point multiplication in ECC. The CPU can query the operation of the PKE by polling or interrupting. The PKE includes one program memory unit (ROM), one instruction arithmetic unit (IEU), one 32-bit arithmetic unit (ALU), two pseudo-double-ended data RAMs, one register combination with interface module.

According to different register configurations, PKE can perform the following operations with different precisions:

• ECC (Prime field): 192 and 256 bits

In addition, the calculation of the PKE is finished in the form of Microcode and the Microcode is stored in the program storage unit. Therefore, different kind of public key cryptographic calculations can be implemented by pouring different microcode into the program storage unit. For instance, a high security public key algorithm instruction can be injected into a program storage unit in the PKE module in a SoC with high security requirements. Certainly these arithmetic instructions can be written to the ROM with a large program memory unit capacity. The CPU makes real-time calls according to different usage scenarios. The full microcode size is approximately 2 KB.

DS-TLSR9518-E16 182 Ver 1.2.0






Figure 17-1 Block Diagram of PKE SP Module

17.2.2 Software Interface (Programming Model)

The interfaces of the PKE SP are all mapped into the 7KB address space. The block of address mapping space mainly contains all the operands that the CPU can access. These operands contain modulus, power exponents, partial intermediate variables, and so on. In addition to this, the address map also contains control and status registers. The CPU can configure and monitor the PKE module through these control and status registers.

In the operations supported by PKE, the operands are also 192 bits at minimum. Therefore, it will encounter the problem of big-endian and little-endian when putting data into data RAM in the CPU or DMA. In the PKE module, words are arranged following an order of little-endian.

In PKE, the smallest operand is 32 bits (1 word), because the current ALU bit width input is 32 bits. If the operand is not word aligned, the high bit needs to be filled as 0.

After the PKE receives the start command, it starts the operation. During the operation, the host computer can query the current running state through the status register, or interrupt the current operation through the control register. In addition, the result of partial intermediate operations can be obtained by accessing the data RAM address.

The host computer can obtain the result of target operation finish by PKE through polling or interrupting. Data RAM supports word aligned and does not support byte alignment.

DS-TLSR9518-E16 183 Ver 1.2.0



Table 17-1 Dual Port Ram Address Map

		ECC	
Operand First Address	256 bits	512 bits	1024 bits
AO	0x0400	0x0400	0x0400
A1	0x0424	0x0444	0x0484
A2	0x0448	0x0488	0x0508
A3	0x046C	0x046C	0x058C
A4	0x0490	0x0510	0x0610
A5	0x04B4	0x0554	0x0694
A6	0x04D8	0x0598	0x0718
A7	0x04FC	0x05DC	0x079C
A8	0x0520	0x0620	0x0820
A9	0x0544	0x0664	0x08A4
ВО	0x1000	0x1000	0x1000
B1	0x1024	0x1044	0x1084
B2	0x1048	0x1088	0x1108
В3	0x106C	0x10CC	0x118C
B4	0x1090	0x1110	0x1210
B5	0x10B4	0x1154	0x1294
B6	0x10D8	0x1198	0x1318
B7	0x10FC	0x11DC	0x139C
B8	0x1120	0x1220	0x1420
B9	0x1144	0x1264	0x14A4

The above table shows the address assignment of two RAMs in ECC mode. The operand registers are distributed in two blocks of data RAM, using the prefixes A and B to distinguish the two blocks of RAM. The addresses listed in the table are all CPU addressable addresses, RAM A has an address offset of 0x400, and RAM B has an address offset of 0x1000. The actual space used by RAM will be larger than the space listed in the table and some intermediate variable storage is not open to the CPU.

Data will be stored in the mode of little-endian in RAM.



17.3 Register Description

The PKE related registers are listed as below. The base address of the following registers is 0x80110000.

Table 17-2 PKE Related Registers

Offset	R/W	Description	Default Value
0x00	W1S	PKE_CR [0] Go Start signal. When write 1 to the byte, the PKE will start running in the next clock cycle. The operation of the PKE is based on the configuration of the control registers and data registers for that clock cycle written as 1. [7:1] Rsvd	0x00
0x02	W1S	PKE_CR2 [16] Stop Stop signal. When write 1 to the byte, PKE will stop in the next clock cycle. [23:17] Rsvd	0x00
0x05	RW	PKE_CFG1 [8] IRQEN Interrupt enable. When the bit is set as 1, the o_irq interface is valid. Regardless of whether the bit is set as 1, the STAT register is not affected by it. [15:9] Rsvd	0x00
0x06	RW	PKE_CFG2 [23:16] Partial_Radix Select part of BASE_RADIX to determine the bit width that the operation really needs to use during the operation. The value of this field indicates the number of words, and the bit width of the operand is PARTICAL_RADIX*32 bits. For example, if BASE_RADIX=2, PARTIAL_RADIX=6, then the bit width of the operand is (6/ (256/32))*256=192. If the operations of ECC-192 need to be processed, BASE_RADIX and PARTIAL_RADIX should be configured as shown in this example. When using operands of other bit widths, configure BASE_RADIX and PARTIAL_RADIX according to the above formula.	0x00



Offset	R/W	Description	Default Value
		PKE_CFG3	
		[31:27] Rsvd	
		[26:24] Base_Radix	
		This field indicates the bit width cardinality at which the operation	
0x07	RW	is performed. At the same time, the cardinality also represents the	0x02
		space required for the operand to be stored in the data RAM.	
		For ECC point operations, the value of this field should be 2.	
		2: 256 bits	
		Others: Reserved	
		MC_PTRO	
		[7:0] ADDR	
		This field indicates the address of the next instruction to be	
		executed by the PKE. This register can only be rewritten when the	
		PKE is not working. Any write operation while the PKE is operating	
		will be ignored.	
		This field is also updated in real time when running the PKE and	
0x10	RW	always pointing to the address of the instruction that will be	0x00
		executed next. Therefore, this register can also be combined with	
		CTRL.STOP for debugging.	
		It should be noted that the instructions are all word aligned. Therefore, the lowest 2 bits of the field are 0. When writing an	
		instruction address to this field, it is limited to the address range of	
		0x00~0x2F. The written address will proceed "And" Operation	
		with a mask, therefore ignoring the upper 6 bits.	
		MC_PTR1	
011	DIA	[11:8] ADDR	0.00
0x11	RW	See above description for [7:0]	0x00
		[15:12] Rsvd	



Offset	R/W	Description	Default Value
0x20 W1C		STAT [O] Done When the bit is set to 1, it indicates that the operation ends. When this bit is set as 1 from external, the bit is cleared. In addition, this bit also acts as a clear bit for the external interrupt. When the bit is high as CTRL.IRQEN is active, the external interrupt signal is also pulled high. To write 1 from external, the external interrupt is also cleared. [7:1] Rsvd	0x00
0x24	R	RT_CODE This field is used to indicate the reason for PKE stop. If PKE is stopped because the operation is completed, then the value of this field is 0. If the value of this field is non-zero, the operation of PKE has not been completed and some exceptions have been encountered, which require external processing and the results are not available. [0]: Normal stop [1]: Termination request received (CTRL.STOP is high) [2]: No valid modular inverse result [3]: Point is not on the curve (CTRL.CMD: PVER) [4]: Invalid Microcode, others: Reserved	0x00
0x50	RW	EXE_CONFO [0] iaff_r0 [1] imon_r0 [2] iaff_r1 [3] imon_r1 [4] oaff [5] omon	Ox2a
0x51	RW	EXE_CONF1 [1:0] me_sca_en	0x00
0x80	R	PKE_RBG_VERSIONO [3:0]:Sub version number. [7:4]:Main version number	0x00



Offset	R/W	Description	Default Value
0x82	R	PKE_RBG_VERSION2 PROJECT number low	0x00
0x83	R	PKE_RBG_VERSION3 PROJECT number high	0x00



18 True Random Number Generator (TRNG)

18.1 Model Overview

True random number generator module contains entropy source and post processing (Deterministic Random Bit Generators, DRBG). The entropy source is designed using RO. The top block diagram of the random number generator is shown below.

Bus Slave Control

Entropy Source

Noise
Source

Cond.
Function

DRBG

Figure 18-1 Module Boundary

18.2 Interrupt Description

The Random Bit Generator (RBG) module has the following interrupt sources:

- CPU reads RBG DR without data
- Data valid

The above interrupts can be set by RBG_CR. By default, the data valid interrupt is enabled.

When the RBGEN of RBG_CR is low, the interrupt signal will not be cleared. Therefore, before enabling RBGEN, it is necessary to ensure that there is no previous interrupt signal, otherwise it will affect the next interrupt.

18.2.1 CPU Reads RBG_DR without Data

In order to prevent the CPU from reading the invalid data, the RBG can remind the CPU to read in such a situation when there is no valid random number. In order to avoid the CPU reading the empty data, it is recommended to read the RBG_FIFO_SR first every time to get the random number before the CPU gets data in the current FIFO to avoid invalid data.

The CPU can clear the interrupt by writing 1 to ERERR in RBG_SR. If the write is successful, the interrupt will be cleared. When the above situation occurs again, the interrupt will be valid again.



18.2.2 Data Valid

RBG provides two ways to output data. When the interrupt is enabled, the random number can be read by the way of interrupting. In this design, the data in the corresponding FIFO will only be pulled up after the threshold is reached, thus the CPU can obtain multiple data at once. The threshold can be set by RBG_FIFO_CR. The CPU can clear the interrupt by writing 1 to DRDY of RBG_SR. If the write is successful, the interrupt will be pulled down. The interrupt is pulled high again when the data in the FIFO reaches the threshold again.

It is important to note that the interrupt will only be pulled up when the amount of data in the FIFO reaches the threshold. Therefore, the data in the FIFO exceeds the threshold firstly and then RBG module pulls up the interrupt. When the CPU doesn't obtain data or have obtained data but the amount of data remaining in the FIFO is still larger than the threshold, then clear the interrupt. Although the data in the FIFO is still larger than the threshold, it will not be interrupted.

In addition, the CPU can use the RBG_FIFO_SR register to view the remaining data in the FIFO. It can also use this method to obtain a random number. Check the RBG_FIFO_SR register when the random number is needed and the number of random numbers indicated by the register can be fetched at one time. If the rate at which the CPU handles random numbers is slower than the rate at which RBG random numbers are generated, it is generally not recommended to use interrupt to obtain random numbers.

18.3 Usage Procedure

18.3.1 Normal Operation

Turn off the RBG module first after the CPU works normally, that is to set RBGEN of the RBG_CR to 0. Then it can be configured and write 1 to RBGEN after the configuration is complete to make it work normally.

The CPU can configure RBG module by configuring RBG_CR, RBG_FIFO_CR and other optional configuration registers.

When writing 1 to RBGEN in RBG_CR, the modification of the value of the above register will not affect the RBG. Therefore, when configuring, set the RBGEN in the RBG_CR register after configuring other registers to enable the OSR RBG module.

TRBG and DRBG can be switched by modifying RBG_RTCR during the operation to meet different usage environments.

18.3.2 Entropy Source

In this design, the random number generator module uses RO RNG as the entropy source. RO RNG contains modules such as random source and post-processing. RO RNG has four independent RO entropy sources. Each entropy source can choose to use its own RO CLK as the sampling clock or select the system clock as the sampling clock. The selection is determined by the input of l_rbg_sclk_sel, which is high for the system clock and low for the internal RO CLK. All RO enable signals are open at the same time and some of the ROs can be turned on or off by controlling the register.

18.4 Register Description

The TRNG related registers are listed as below. The base address for the following registers is 0x80101800.



Table 18-1 TRNG Related Registers

Offset	R/W Description		Default Value
0x00 RW		TRNG_CRO [0]: Random bit generator enable. [1]: Each bit states enable for one RO SOURCEO [2]: Each bit states enable for one RO SOURCE1 [3]: Each bit states enable for one RO SOURCE2 [4]: Each bit states enable for one RO SOURCE3	Ox1f
0x04	RW	TRNG_RTCR [0]: Mode select.0: TRBG without post-processing.1: TRBG with post-processing	0x00
0x08	R	RBG_SR [0]: Data ready. Data valid indicating bit, 0: random data not ready; 1: random data ready.	0x00
0x0c	R	RBG_DRO, rbg data	-
0x0d	R	RBG_DR1, rbg data	-
0x0e	R	RBG_DR2, rbg data	-
0x0f	R	RBG_DR3, rbg data	-
0x10	R	RBG_VERSIONO [3:0]: Sub version number. [7:4]: Main version number	0x01
0x12	RO	RBG_VERSION2 PROJECT number low	0x3a
0x13	RO	RBG_VERSION3 PROJECT number high	Oxef
0x80	RW	RO_CR1_0 RO enable of RO SOURCE1.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE 1.	Oxff
0x81	RW	RO_CR1_1 RO enable of RO SOURCE1.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE 1.	Oxff



Offset	R/W	Description	Default Value
0x82	RW	RO_CRO_O RO enable of RO SOURCEO.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE O.	Oxff
0x83	RW	RO_CRO_1 RO enable of RO SOURCEO.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE O.	Oxff
0x84	RW	RO_CR3_0 RO enable of RO SOURCE3.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE 3.	Oxff
Ox85	RW	RO_CR3_1 RO enable of RO SOURCE3.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE 3.	Oxff
Ox86	RW	RO_CR2_0 RO enable of RO SOURCE2.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE 2.	Oxff
0x87	RW	RO_CR2_1 RO enable of RO SOURCE2.Each bit controls one RO. In total, there are 16 ROs in RW RO SOURCE 2.	Oxff
0x88	RW	FSEL [1:0]:RO sampling clock frequency division selection. O0: 4 frequency division, O1: 8 frequency division, 10: 16 frequency division, 11: 32 frequency division	0x03



19 PTA Interface

The TLSR9518 supports a Packet Traffic Arbitration (PTA) interface to facilitate co-existence with 802.11 WLAN. The TLSR9518 supports a 2/3/4-wire BLE PTA interface and 3/4-wire BT PTA interface. Regarding the PTA's usage, the 2-wire BLE PTA must use PE[3] + any other GPIO, the function of PE[3] is ble_priority; the 3-wire BLE/BT PTA must use PE[3]/PE[4]/PE[5], the 4-wire BLE/BT PTA must use PE[3]/PE[4]/PE[5] + any other GPIO, the function of PE[3]/PE[4]/PE[5] is: PE[3]: ble/bt_activity, PE[4]: ble/bt_status, PE[5]: wlan_deny.

19.1 BLE Two-Wire Signaling

—WLAN_ACTIVE—→
WLAN ←BLE_PRIORITY—— BLE Device

Figure 19-1 BLE Two-Wire Signaling

WLAN_ACTIVE:

The WLAN_AVTIVE signal is asserted by WLAN controller when 802.11b/g packets are actively being transmitted or received. The BLE device avoids transmitting low-priority packets that are likely to cause interference with the 802.11b/g activity.

BLE_PRIORITY:

The BLE_PRIORITY signal should be asserted by the BLE device during high-priority transmit or receive activity. When this signal is asserted, WLAN device defers (or aborts) some or all of its transmissions.

The WLAN_ACTIVE signal is judged by the software.

Figure 19-2 Example of BLE Two-Wire PTA Timing Diagram




DS-TLSR9518-E16 193 Ver 1.2.0



19.2 BLE Three-Wire or Four-Wire Signaling

Figure 19-3 BLE Three-Wire or Four-Wire Signaling



BLE_ACTIVITY:

The BLE device should assert BLE_ACTIVITY for the duration of a "transaction". This usually corresponds to a transmit-receive or receive-transmit pair. This signal is asserted the time t1 before rf settle operation of first BLE RX/TX packet.

BLE STATUS:

At the same time as asserting BLE_ACTIVITY, the BLE device should assert BLE_STATUS if the transaction is considered to be high priority. After the time t2 the signal should be changed to indicate whether or not the BLE device is transmitting (asserted) or receiving (de-asserted). This signal must be updated prior to transmission or reception to indicate any change of direction.

BLE_INBAND (optional):


This signal is optional and is only of benefit if there is sufficient isolation between the radios to support simultaneous operation on non-overlapping frequencies. The BLE device asserts BLE_INBAND (asserted by software) if any of the channels used in the transaction overlap the 802.11b/q frequencies.

WLAN DENY:

The WLAN controller drives WLAN_DENY to indicate whether the requested BLE transaction is allowed or denied (which should be effective within the time t1 after asserting BLE_ACTIVITY) to determine the activity direction. If the signal is asserted, the BLE device does not start the transaction.

DS-TLSR9518-E16 194 Ver 1.2.0

Figure 19-4 Example of BLE Four-Wire PTA Timing Diagram



The two registers below are used to configure t1/t2:


Table 19-1 Register Configuration for t1/t2

Address	Name	R/W	Description	Default Value
Oxf12	r_t_coex_t1	RW	[7:0]: Corresponds to t1 in Figure 19-4 above. Specifies the time after assertion of BLE_ACTIVITY signal at which the WLAN_DENY should be stable and is sampled by BLE device to determine whether to launch transaction The value of the register should be t1 - 1 (Unit: µs)	0x31
Oxf13	r_t_coex_t2	RW	[7:0]: Corresponds to t2 in Figure 19-4 above. Specifies the time after assertion of the BLE_ACTIVITY signal at which the BLE_STATUS signal is changed from transaction priority to packet direction The value of the register should be t2 - 1 (Unit: µs)	Ox13



19.3 BT Three-Wire or Four-Wire Signaling

Figure 19-5 BT Three-Wire or Four-Wire Signaling



BT INBAND

It's similar to FREQ. This signal is optional and is only of benefit if there is sufficient isolation between the radios to support simultaneous operation on non-overlapping frequencies. The Bluetooth device asserts BT_INBAND (with timing corresponding to that of BT_STATUS indicating direction) if any of the channels used in the transaction overlap the 802.11b/g frequencies.

BT_ACTIVITY

It should be asserted for the duration of a "transaction". This usually corresponds to a transmit-receive or receive-transmit pair, but this may be implemented differently for special activity such as scanning. This signal is typically asserted the time active_start before the Bluetooth Packet in the Air.

BT_PRIORITY_STATUS

The Bluetooth device should assert BT_PRIORITY_STATUS if the transaction is considered to be high priority at the time pri_start before the Bluetooth Packet in the Air. Then at the time status_start the signal should be changed to indicate whether or not the Bluetooth device is transmitting (asserted) or receiving (de-asserted). This signal must be updated prior to each slot boundary to indicate any change of direction.

WLAN ACTIVE

The PTA drives WLAN_ACTIVE to indicate whether the requested Bluetooth transaction is allowed or denied (which should be effective before the Bluetooth Packet in the Air) to determine the activity direction. If the signal is asserted, the Bluetooth device does not transmit.

DS-TLSR9518-E16 196 Ver 1.2.0



Packets in the Air Phone ΤX RX txpwrup 951X RX ΤX active_start --- > $BT_ACTIVITY$ Status_end Status_start pri_start → Status_start BT_PRIORITY_ STATUS └a..... Linband_end Inband_end Inband_start | Inband_start | BT_INBAND WLAN ACTIVE

Figure 19-6 Example of BT Four-Wire PTA Timing Diagram

The base address for the following registers is 0x80160000.

Table 19-2 Register Configuration for BT PTA

Offset	Register Name	R/W	Description	Reset Value
0x100	FWCOEXCNTL00	RW	[7:0]: COEX_TIME_SAMP_VALUE Sample time_cnt value during TRX status	0x6F
0x101	FWCOEXCNTL01	RW	[7:0]: COEX_TIME_PRIORITY_START Priority Start Time of COEX	0x78
0x102	FWCOEXCNTL02	RW	[7:0]: COEX_TIME_ACTIVE_START Active Start Time of COEX	0x82

DS-TLSR9518-E16 197 Ver 1.2.0



Offset	Register Name	R/W	Description	Reset Value
Ox103	FWCOEXCNTL03	RW	[0]: COEX_INBAND_TRX_EN	
			Inband used as tx/rx_en Enable	
			[1]: COEX_INBAND_INDICATOR	
			Inband value Between BT and WIFI	
			[2]: COEX_RXTX_PRIORITY	OxO
			TX/RX_EN Priority:	OXO
			0: TX High Rx Low	
			1: RX High Tx Low	
			[3]: COEX_FOUR_WIRE_EN	
			FOUR WIRE COEX Enable	
0x104	FWCOEXCNTL10	RW	[7:0]: COEX_TIME_STATUS_END	0x0C
			Status End Time of COEX	UXUC
0x105	FWCOEXCNTL11	RW	[7:0]: COEX_TIME_STATUS_END	0.50
			Status Start Time of COEX	0x50
0x106	FWCOEXCNTL12	RW	[7:0]: COEX_TIME_INBAND_END	0.01
			Inband End Time of COEX	OxOA
0x107	FWCOEXCNTL13	RW	[7:0]: COEX_TIME_INBAND_END	2.54
			Inband Start Time of COEX	Ox5A