








<b>Author</b>	<b>Approved by</b>
Xiang	Xiang
<b>Date</b>	<b>Note</b>
2018/04/17	Initial Version
2018/05/30	<ol style="list-style-type: none"> <li>remove network on PIN23</li> <li>remove network on PIN7 and PIN8 of J50</li> <li>add adjusted 4.2V LDO</li> <li>U5 is changed to GD25Q16E</li> <li>add 3V3 LDO</li> <li>change C30 footprint to 0603C</li> <li>add Flash RESET button</li> <li>add JTAG connector and PE3</li> <li>change C29 and C12 to 1uF/0402</li> </ol>
2018/06/24	<ol style="list-style-type: none"> <li>swap J56</li> <li>network of TL_VBAT on J56 is changed to VBUS.</li> <li>add resistor on J57</li> <li>update symbol of J57</li> <li>add a sop-208mil flash</li> <li>add note about SW1 and SW2</li> <li>add note about Line-in/out jack</li> <li>add note about J56</li> <li>change footprint of button</li> <li>change footprint of U8</li> <li>update resistor value used in LDO-4.2V</li> <li>update symbol of TLSR9518A</li> </ol>
2018/07/27	<ol style="list-style-type: none"> <li>the network of J56`s PIN1 and U4`s PIN6 are changed to BEVK_3V3</li> <li>the network of U4`s PIN1 and PIN5 are changed to VDD_L</li> <li>the network of J51`s PIN9 and PIN11 are changed to VDD_L</li> <li>the network of J51`s PIN10 is changed to TL_IO</li> <li>the network of J51`s PIN12 is changed to TL_VBAT</li> <li>swap the network of J24`s PIN2 and J24`s PIN3</li> <li>correct the silkscreen of J20`s PIN1/3/5/7/9</li> <li>update the value of C6/7, L1</li> <li>update the value of L3/4.</li> </ol>


Title		TELINK		
Size A3	Document Number C1T213A20			
Date:	Thursday, August 20, 2020	Sheet	1	of 4



Title	TELINK
Size	Document Number
A4	C1T213A20
Date:	Thursday, August 20, 2020
Sheet	2 of 4
Rev	V1.3



- ```
<<DM  
<<DP  
<<TL_PA5_DM  
<<TL_PA6_DP  
<<TL_PB0  
<<TL_PB1  
<<TL_PB2_I2CSCK  
<<TL_PB3_I2CSDA  
<<TL_PB3_I2CSDA  
<<TL_PB4  
<<TL_PB5  
<<TL_PB6  
<<TL_PB7  
<<TL_AIPL1  
<<TL_AINL1  
<<TL_AINR1  
<<TL_AIPR1  
<<TL_MICBIAS  
<<TL_AOPHPL  
<<TL_AONHPL  
<<TL_AONHPR  
<<TL_AOPHPR  
<<TL_PC0  
<<TL_PC1  
<<TL_PC2  
<<TL_PC3_I2SBCK  
<<TL_PC4_ADC_LR  
<<TL_PC5_ADC_DAT  
<<TL_PC6_DAC_LR  
<<TL_PC7_DAC_DAT  
<<TL_PD2  
<<TL_PD3  
<<TL_PD4_DMICCDAT  
<<TL_PD5_DMICCLK1  
<<TL_PD6_DMICCLK2  
<<TL_PD7  
<<TL_PE0_UART1_TX  
<<TL_PE1_UART1_CTR  
<<TL_PE2_UART1_RT  
<<TL_PE3_UART1_RT  
<<TL_PA0_I2SCLK  
<<TL_PA1_SPI_SLSI_O  
<<TL_PA2_SPI_SLSI_O  
<<TL_PA3_SPI_SLSI_O  
<<TL_PA4_SPI_SLSI_O  
<<TL_PA5_SPI_SLSI_O
```



|       |                           |       |        |
|-------|---------------------------|-------|--------|
| Title | TELINK                    |       |        |
| Size  | Document Number           |       | Rev    |
| A3    | C1T213A20                 |       | V1     |
| Date: | Thursday, August 20, 2020 | Sheet | 4 of 4 |